Skip to content
Snippets Groups Projects

All tests - *ERROR* (gt|render|vdbox): timed out waiting for forcewake ack request.

    • Closed Issue created by SAI NANDAN @ysainan

    https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11064/bat-rpls-2/igt@i915_selftest@live@reset.html

    <3> [436.107200] [drm:fw_domains_get_with_fallback [i915]] *ERROR* gt: timed out waiting for forcewake ack request.
<5> [436.107332] i915 0000:00:02.0: [drm:add_taint_for_CI [i915]] CI tainted:0x9 by fw_domains_get_with_fallback+0x2b5/0x330 [i915]
<7> [436.658069] [drm:fw_domain_wait_ack_with_fallback [i915]] vdbox2 had to use fallback to set ack, 0x0 (passes 11)
<3> [436.708137] [drm:fw_domains_get_with_fallback [i915]] *ERROR* vdbox2: timed out waiting for forcewake ack request.
<5> [436.708203] i915 0000:00:02.0: [drm:add_taint_for_CI [i915]] CI tainted:0x9 by fw_domains_get_with_fallback+0x2b5/0x330 [i915]
<3> [436.916517] [drm:__uc_sanitize [i915]] *ERROR* Failed to reset GuC, ret = -110
<3> [436.917386] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.918104] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.919327] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.932685] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.933402] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.934622] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.958683] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.959400] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.960620] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.994681] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.995397] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.996617] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.997122] i915 0000:00:02.0: [drm] *ERROR* Failed to reset chip
<5> [436.997124] i915 0000:00:02.0: [drm:add_taint_for_CI [i915]] CI tainted:0x9 by intel_gt_reset+0x1df/0x350 [i915]
<3> [436.997785] [drm:__uc_sanitize [i915]] *ERROR* Failed to reset GuC, ret = -110
<3> [436.998598] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [436.999315] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<3> [437.000540] i915 0000:00:02.0: [drm] *ERROR* vcs1 reset request timed out: {request: 00000001, RESET_CTL: 00000000}
<7> [438.909027] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling power well 5
<7> [438.909285] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling power well 4
<7> [438.909410] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling power well 3
<7> [438.909523] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling DC off
<7> [438.909627] i915 0000:00:02.0: [drm:skl_enable_dc6 [i915]] Enabling DC6
<7> [438.909723] i915 0000:00:02.0: [drm:gen9_set_dc_state.part.15 [i915]] Setting DC state from 00 to 02
<7> [438.910929] i915 0000:00:02.0: [drm:intel_power_well_disable [i915]] disabling power well 2
<7> [438.912127] i915 0000:00:02.0: [drm:hsw_wait_for_power_well_disable.isra.21 [i915]] power well 2 forced on (bios:1 driver:0 kvmr:0 debug:0)
    Edited
    To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information

    Child items 0

    • No child items are currently assigned. Use child items to break down this issue into smaller parts.

    Activity

    Please register or sign in to reply