Skip to content

igt@i915_pm_dc@dc3co-vpb-simulation - skip - Test requirement: psr_wait_entry(data->debugfs_fd, data->op_psr_mode), PSR2 is not enabled, SKIP

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8496/shard-tglb1/igt@i915_pm_dc@dc3co-vpb-simulation.html

IGT-Version: 1.25-g66ab5e428 (x86_64) (Linux: 5.7.0-rc5-CI-CI_DRM_8496+ x86_64)
DMC: fw loaded: yes
Starting subtest: dc3co-vpb-simulation
Test requirement not met in function setup_dc3co, file ../tests/i915/i915_pm_dc.c:296:
Test requirement: psr_wait_entry(data->debugfs_fd, data->op_psr_mode)
PSR2 is not enabled
Subtest dc3co-vpb-simulation: SKIP (0.537s)

FYI @zehortigoza
This test never used to skip in the last 5 months. https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8496/shard-tglb1/boot16.txt

.635818] [drm:drm_dp_read_desc] DP sink: OUI 00-1c-f8 dev-ID \003\010UA\023\001 HW-rev 10.0 SW-rev 1.40 quirks 0x0000
<7>[    6.636556] i915 0000:00:02.0: [drm:intel_dp_init_connector [i915]] eDP DPCD: 04 fb ff
<7>[    6.637195] i915 0000:00:02.0: [drm:intel_psr_init_dpcd [i915]] eDP panel supports PSR version 3
<7>[    6.638477] i915 0000:00:02.0: [drm:intel_psr_init_dpcd [i915]] PSR2 supported
Edited by LAKSHMINARAYANA VUDUM
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information