Skip to content

igt@sysfs_timeslice_duration@timeout@.*| igt@sysfs_heartbeat_interval@precise@.* - fail - Failed assertion: wait_for_reset(spin[0]->out_fence) == 0, error: -62 != 0, Resetting vecs0 for preemption time out

https://intel-gfx-ci.01.org/tree/drm-tip/IGT_5599/shard-iclb6/igt@sysfs_timeslice_duration@timeout@vecs0.html

Starting subtest: timeout
Starting dynamic subtest: vecs0
(sysfs_timeslice_duration:2485) CRITICAL: Test assertion failure function __test_timeout, file ../tests/i915/sysfs_timeslice_duration.c:384:
(sysfs_timeslice_duration:2485) CRITICAL: Failed assertion: wait_for_reset(spin[0]->out_fence) == 0
(sysfs_timeslice_duration:2485) CRITICAL: error: -62 != 0
Dynamic subtest vecs0 failed.
Edited by LAKSHMINARAYANA VUDUM
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information