Skip to content
Snippets Groups Projects

[MTL_P] igt@kms_color@deep-color - incomplete - Received signal SIGQUIT.

    • Closed Issue created by Tejasree Illipilli @tejasree

    https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_13488/re-mtlp-6/igt@kms_color@deep-color.html

    Out	
Opened device: /dev/dri/card0
Starting subtest: deep-color
Max supported bit depth: 8
Max supported bit depth: 10
Max supported bit depth: 8
Max supported bit depth: 10
Max supported bit depth: 8
Max supported bit depth: 10
runner: This test was killed due to exceeding disk usage limit. (Used 10608317 bytes, limit 10485760)
Err	
Starting subtest: deep-color
Received signal SIGQUIT.
Stack trace: 
 #0 [fatal_sig_handler+0x10f]
 #1 [killpg+0x40]
 #2 [ioctl+0xb]
 #3 [drmIoctl+0x30]
 #4 [drmModeAtomicCommit+0x2c7]
 #5 [igt_atomic_commit+0x32e]
 #6 [do_display_commit+0xb54]
 #7 [igt_display_commit2+0x12]
 #8 [igt_max_bpc_constraint+0x78]
 #9 [run_deep_color_tests_for_pipe+0x16b]
 #10 [run_tests_for_pipe+0x1a3]
 #11 [__igt_unique____real_main1102+0xdc]
 #12 [main+0x2d]
 #13 [__libc_start_main+0xf3]
 #14 [_start+0x2e]
Dmesg	
<6> [546.199044] Console: switching to colour dummy device 80x25
<6> [546.202073] [IGT] kms_color: executing
<7> [546.221580] i915 0000:00:02.0: [drm:i915_gem_open [i915]] 
<7> [546.225992] i915 0000:00:02.0: [drm:i915_drop_caches_set [i915]] Dropping caches: 0x000001dc [0x000001dc]
<7> [546.227959] i915 0000:00:02.0: [drm:i915_gem_open [i915]] 
<7> [546.287399] [drm:drm_helper_probe_single_connector_modes] [CONNECTOR:236:DP-1]
<7> [546.287516] i915 0000:00:02.0: [drm:intel_dp_detect [i915]] [CONNECTOR:236:DP-1]
<7> [546.288893] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling AUX_B
<7> [546.297343] i915 0000:00:02.0: [drm:drm_dp_read_dpcd_caps [drm_display_helper]] AUX B/DDI B/PHY B: Base DPCD: 12 14 c4 01 01 01 01 81 02 00 06 00 00 00 80
<7> [546.297427] i915 0000:00:02.0: [drm:drm_dp_read_dpcd_caps [drm_display_helper]] AUX B/DDI B/PHY B: DPCD: 14 14 c4 01 01 01 01 81 02 00 06 00 00 00 80
<7> [546.299099] i915 0000:00:02.0: [drm:intel_dp_init_lttpr_and_dprx_caps [i915]] [CONNECTOR:236:DP-1][ENCODER:235:DDI B/PHY B][DPRX] LTTPR common capabilities: 00 00 00 00 00 00 00 00
<7> [546.304394] i915 0000:00:02.0: [drm:drm_dp_read_dpcd_caps [drm_display_helper]] AUX B/DDI B/PHY B: Base DPCD: 12 14 c4 01 01 01 01 81 02 00 06 00 00 00 80
<7> [546.304428] i915 0000:00:02.0: [drm:drm_dp_read_dpcd_caps [drm_display_helper]] AUX B/DDI B/PHY B: DPCD: 14 14 c4 01 01 01 01 81 02 00 06 00 00 00 80
<7> [546.305976] i915 0000:00:02.0: [drm:drm_dp_read_desc [drm_display_helper]] AUX B/DDI B/PHY B: DP branch: OUI 00-e0-4c dev-ID Dp1.2 HW-rev 0.0 SW-rev 0.0 quirks 0x0000
<7> [546.308405] i915 0000:00:02.0: [drm:drm_dp_read_downstream_info [drm_display_helper]] AUX B/DDI B/PHY B: DPCD DFP: 08
<7> [546.309952] i915 0000:00:02.0: [drm:intel_dp_get_dsc_sink_cap [i915]] DSC DPCD: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
<7> [546.311761] i915 0000:00:02.0: [drm:intel_dp_detect [i915]] FEC CAPABILITY: 0
    To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information

    Child items ...

    • Activity

    Please register or sign in to reply