Skip to content
GitLab
Projects Groups Topics Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Register
  • Sign in
  • intel intel
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Issues 670
    • Issues 670
    • List
    • Boards
    • Service Desk
    • Milestones
  • Analytics
    • Analytics
    • Value stream
  • Wiki
    • Wiki
  • Activity
  • Create a new issue
  • Issue Boards
Collapse sidebar
  • drm
  • intelintel
  • Issues
  • #5763
Closed
Open
Issue created Apr 21, 2022 by SAI NANDAN@ysainanReporter

All tests - dmesg-warn/dmesg-fail/incomplete - *ERROR* power well DC_off state mismatch (refcount 0/enabled 1)

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11528/bat-dg2-9/igt@gem_exec_suspend@basic-s0@smem.html

<7> [230.168809] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling PW_A
<7> [230.168974] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling PW_2
<7> [230.169137] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling DC_off
<7> [230.169248] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling always-on
<3> [230.169365] i915 0000:03:00.0: [drm] *ERROR* power well DC_off state mismatch (refcount 0/enabled 1)
<7> [230.169527] i915 0000:03:00.0: [drm:gen9_set_dc_state.part.15 [i915]] Setting DC state from 00 to 00
<7> [230.169694] i915 0000:03:00.0: [drm:gen9_dbuf_slices_update [i915]] Updating dbuf slices to 0x0
<7> [230.169944] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling PW_1
<7> [230.170086] i915 0000:03:00.0: [drm:bxt_enable_dc9 [i915]] Enabling DC9
<7> [230.170201] i915 0000:03:00.0: [drm:gen9_set_dc_state.part.15 [i915]] Setting DC state from 00 to 08
<6> [230.185596] ACPI: EC: interrupt blocked
<6> [244.645083] ACPI: EC: interrupt unblocked
<7> [244.673726] i915 0000:03:00.0: [drm:gen9_sanitize_dc_state [i915]] Resetting DC state tracking from 08 to 08
<7> [244.673913] i915 0000:03:00.0: [drm:bxt_disable_dc9 [i915]] Disabling DC9
<7> [244.674080] i915 0000:03:00.0: [drm:gen9_set_dc_state.part.15 [i915]] Setting DC state from 08 to 00
<7> [244.674298] i915 0000:03:00.0: [drm:gen9_set_dc_state.part.15 [i915]] Setting DC state from 00 to 00
<7> [244.674555] i915 0000:03:00.0: [drm:intel_power_well_enable [i915]] enabling PW_1
<7> [244.674757] i915 0000:03:00.0: [drm:intel_cdclk_dump_config [i915]] Current CDCLK 19200 kHz, VCO 0 kHz, ref 38400 kHz, bypass 19200 kHz, voltage level 0
<7> [244.674935] i915 0000:03:00.0: [drm:intel_cdclk_init_hw [i915]] Sanitizing cdclk programmed by pre-os
<7> [244.675207] i915 0000:03:00.0: [drm:gen9_dbuf_slices_update [i915]] Updating dbuf slices to 0x1
Edited May 03, 2022 by LAKSHMINARAYANA VUDUM
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
Time tracking