Skip to content
GitLab
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
  • intel intel
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Issues 768
    • Issues 768
    • List
    • Boards
    • Service Desk
    • Milestones
  • Analytics
    • Analytics
    • Value stream
  • Wiki
    • Wiki
  • Activity
  • Create a new issue
  • Issue Boards
Collapse sidebar
  • drm
  • intelintel
  • Issues
  • #3701
Closed
Open
Issue created Jun 28, 2021 by Tejasree Illipilli@tejasreeReporter

igt@kms_flip_scaled_crc@flip-[32|64]bpp-ytile-to-.* - skip/incomplete - Test requirement: validtests > 0, No valid pipe/connector/format/mod combination found

https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_845/fi-tgl-dsi/igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytilercccs.html

- Out	
- IGT-Version: 1.26-g3ba0a0240 (x86_64) (Linux: 5.13.0-rc7-g5b5e458879485-drmtip_845+ x86_64)
- Starting subtest: flip-64bpp-ytile-to-32bpp-ytilercccs
- Test requirement not met in function __real_main300, file ../tests/kms_flip_scaled_crc.c:345:
- Test requirement: validtests > 0
- No valid pipe/connector/format/mod combination foundLast errno: 22, Invalid argument
- Subtest flip-64bpp-ytile-to-32bpp-ytilercccs: SKIP (4.302s)
Edited Nov 22, 2021 by LAKSHMINARAYANA VUDUM
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
Time tracking