Skip to content
GitLab
Projects Groups Topics Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Register
  • Sign in
  • intel intel
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Issues 670
    • Issues 670
    • List
    • Boards
    • Service Desk
    • Milestones
  • Analytics
    • Analytics
    • Value stream
  • Wiki
    • Wiki
  • Activity
  • Create a new issue
  • Issue Boards
Collapse sidebar
  • drm
  • intelintel
  • Issues
  • #27
Closed
Open
Issue created Aug 08, 2016 by Bugzilla Migration User@bugzilla-migration

[DP] [SKL] 5k tiled dual DP (two-pipe, two-port) display sync issues

Submitted by Tomas Bzatek

Assigned to Intel GFX Bugs mailing list

Link to original bug (#97244)

Description

Created attachment 125593
picture of the corruption

(this is a split-off from bug 95207 after solving modelines detection)

While modelines are properly detected now and native resolution can be set, the monitor shows corrupted image (see attached photo).

This is reproducible anytime with random level of corruption. So far I have never been able to get proper stable image. Lower resolutions (via single DP cable) work fine, so does Windows in native resolution (dual DP).

No interesting messages in the logs either, attached below.

This is Dell UP2715K, a 5k tiled monitor connected via two DP ports on a C236 board running Skylake Xeon.

I'll hang on IRC on #intel-gfx (nick: tbzatek) for direct debugging.

Attachment 125593, "picture of the corruption":
5l9a7426

See also

  • https://bugs.freedesktop.org/show_bug.cgi?id=105198
  • https://bugs.freedesktop.org/show_bug.cgi?id=105651
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
Time tracking