Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
intel
intel
  • Project overview
    • Project overview
    • Details
    • Activity
  • Issues 710
    • Issues 710
    • List
    • Boards
    • Labels
    • Service Desk
    • Milestones
  • Operations
    • Operations
    • Incidents
  • Analytics
    • Analytics
    • Value Stream
  • Wiki
    • Wiki
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Create a new issue
  • Issue Boards
  • drm
  • intelintel
  • Issues
  • #1759

Closed
Open
Opened Apr 21, 2020 by LAKSHMINARAYANA VUDUM@l4kshmiReporter

igt@i915_selftest@live@gt_pm - dmesg-fail - rcs0: could not set minimum frequency, i915/intel_gt_pm_live_selftests: live_rps_control failed with error -22

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8340/fi-tgl-dsi/igt@i915_selftest@live@gt_pm.html#dmesg-warnings178

6> [522.897620] i915: Running intel_gt_pm_live_selftests/live_rps_control
<7> [522.898719] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling always-on
<3> [522.956860] rcs0: could not set minimum frequency [6], only 18!
<3> [522.977475] i915/intel_gt_pm_live_selftests: live_rps_control failed with error -22
<7> [522.978074] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DC off
<7> [522.979296] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 02 to 00
<7> [522.980950] i915 0000:00:02.0: [drm:intel_combo_phy_init [i915]] Combo PHY A already enabled, won't reprogram it.
<7> [522.981727] i915 0000:00:02.0: [drm:intel_combo_phy_init [i915]] Combo PHY B already enabled, won't reprogram it.
<7> [522.982338] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 2
<7> [522.983019] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 3
<7> [522.983623] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 4
<7> [522.984007] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 5
<7> [522.984766] intel_gt_set_wedged called from i915_driver_remove+0x55/0xf0 [i915]
<7> [523.085868] i915 0000:00:02.0: [drm:i915_hdcp_component_unbind [i915]] I915 HDCP comp unbind
<7> [523.106494] intel_gt_set_wedged called from intel_gt_set_wedged_on_init+0x15/0x20 [i915]
<4> [523.190424] i915: probe of 0000:00:02.0 failed with error -22
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
None
Reference: drm/intel#1759