- Apr 25, 2017
-
-
Tvrtko Ursulin authored
Tool which emits batch buffers to engines with configurable sequences, durations, contexts, dependencies and userspace waits. Unfinished but shows promise so sending out for early feedback. v2: * Load workload descriptors from files. (also -w) * Help text. * Calibration control if needed. (-t) * NORELOC | LUT to eb flags. * Added sample workload to wsim/workload1. v3: * Multiple parallel different workloads (-w -w ...). * Multi-context workloads. * Variable (random) batch length. * Load balancing (round robin and queue depth estimation). * Workloads delays and explicit sync steps. * Workload frequency (period) control. v4: * Fixed queue-depth estimation by creating separate batches per engine when qd load balancing is on. * Dropped separate -s cmd line option. It can turn itself on automatically when needed. * Keep a single status page and lie about the write hazard as suggested by Chris. * Use batch_start_offset for controlling the batch duration. (Chris) * Set status page object cache level. (Chris) * Moved workload description to a README. * Tidied example workloads. * Some other cleanups and refactorings. v5: * Master and background workloads (-W / -w). * Single batch per step is enough even when balancing. (Chris) * Use hars_petruska_f54_1_random IGT functions and see to zero at start. (Chris) * Use WC cache domain when WC mapping. (Chris) * Keep seqnos 64-bytes apart in the status page. (Chris) * Add workload throttling and queue-depth throttling commands. (Chris) v6: * Added two more workloads. * Merged RT balancer from Chris. v7: * Merged NO_RELOC patch from Chris. * Added missing RT balancer to help text. TODO list: * Fence support. * Batch buffer caching (re-use pool). * Better error handling. * Less 1980's workload parsing. * More workloads. * Threads? * ... ? Signed-off-by:
Tvrtko Ursulin <tvrtko.ursulin@intel.com> Cc: Chris Wilson <chris@chris-wilson.co.uk> Cc: "Rogozhkin, Dmitry V" <dmitry.v.rogozhkin@intel.com>
-
Chris Wilson authored
amdgpu/amd_basic.c: In function ‘amdgpu_semaphore_test’: amdgpu/amd_basic.c:555:9: error: missing braces around initializer [-Werror=missing-braces] struct amdgpu_cs_request ibs_request[2] = {0}; ^ amdgpu/amd_basic.c:555:9: error: (near initialization for ‘ibs_request[0]’) [-Werror=missing-braces] amdgpu/amd_basic.c:556:9: error: missing braces around initializer [-Werror=missing-braces] struct amdgpu_cs_ib_info ib_info[2] = {0}; ^ amdgpu/amd_basic.c:556:9: error: (near initialization for ‘ib_info[0]’) [-Werror=missing-braces] amdgpu/amd_basic.c: In function ‘amdgpu_command_submission_multi_fence_wait_all’: amdgpu/amd_basic.c:1210:9: error: missing braces around initializer [-Werror=missing-braces] struct amdgpu_cs_request ibs_request[2] = {0}; ^ amdgpu/amd_basic.c:1210:9: error: (near initialization for ‘ibs_request[0]’) [-Werror=missing-braces] amdgpu/amd_basic.c:1212:9: error: missing braces around initializer [-Werror=missing-braces] struct amdgpu_cs_fence fence_status[2] = {0}; ^ amdgpu/amd_basic.c:1212:9: error: (near initialization for ‘fence_status[0]’) [-Werror=missing-braces] Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Add bracket to match with piglit dmesg filter. Signed-off-by:
Marta Lofstedt <marta.lofstedt@intel.com> Reviewed-by:
Petri Latvala <petri.latvala@intel.com>
-
Daniel has posted empty feat_profile.json as template to be used. This is my understanding about the features and what tests are covering those. Usage: piglit summary feature json-filename output-directory results-directory Signed-off-by:
Jari Tahvanainen <jari.tahvanainen@intel.com> Acked-by:
Daniel Vetter <daniel.vetter@intel.com>
-
- Apr 24, 2017
-
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
- Apr 22, 2017
-
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
A bare bones test to execute nothing; a starting point to learn the interface and to reveal the first limitations of amdgpu. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Simple copy and replace of the CUnit tests inside libdrm to form a basis for further prime integration testing. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Tries to use glib without setting the CFLAGS. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Minor addition to testing each engine individual, test them all at once with a new context. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
- Apr 20, 2017
-
-
Abdiel Janulgue authored
Sanity check the edid block generation capabilities. Cc: Petri Latvala <petri.latvala@intel.com> Reviewed-by:
Petri Latvala <petri.latvala@intel.com> Signed-off-by:
Abdiel Janulgue <abdiel.janulgue@linux.intel.com>
-
Abdiel Janulgue authored
Original author: Marius Vlad. Includes fixes below. v5: Convert unit tests to lib selftest. v4: Add a unit test to make sure synthetic EDID blocks generated by IGT is valid (suggested by Petri). v3: Make audio injection work. Cc: Petri Latvala <petri.latvala@intel.com> Reviewed-by:
Petri Latvala <petri.latvala@intel.com> Signed-off-by:
Abdiel Janulgue <abdiel.janulgue@linux.intel.com>
-
Abdiel Janulgue authored
Based on the initial work by Marius Vlad. v3: Bring back audio injection v4: Make a helper for 3d/4k/audio HDMI injection (Petri) Cc: Petri Latvala <petri.latvala@intel.com> Reviewed-by:
Petri Latvala <petri.latvala@intel.com> Signed-off-by:
Abdiel Janulgue <abdiel.janulgue@linux.intel.com>
-
- Apr 19, 2017
-
-
Chris Wilson authored
In order to bend over backwards to keep supporting Android. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Report the measurements as we make them. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Mika Kuoppala authored
Parallel spin on all engines. Signed-off-by:
Mika Kuoppala <mika.kuoppala@intel.com> Reviewed-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
The intention of this test is use it to test that the CI system that runs IGT is collecting the results correctly. For: VIZ-10281 v2: minor edits Signed-off-by:
Marta Lofstedt <marta.lofstedt@intel.com> Reviewed-by:
Petri Latvala <petri.latvala@intel.com>
-
Tvrtko Ursulin authored
Check that no-op execution speed is the same in headless mode and with the display active. v2: * Set graphics mode for the test to disable blanking. (Imre) * Use igt stats framework as suggested by Chris. v3: * Rename variable names for clearer assert. * Simplify by using I915_EXEC_DEFAULT. (Chris Wilson) Signed-off-by:
Tvrtko Ursulin <tvrtko.ursulin@intel.com> Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=100572 Cc: Imre Deak <imre.deak@intel.com> Cc: Chris Wilson <chris@chris-wilson.co.uk> Reviewed-by:
Chris Wilson <chris@chris-wilson.co.uk> Acked-by:
Petri Latvala <petri.latvala@intel.com>
-
- Apr 14, 2017
-
-
Faith Ekstrand authored
A gem handle of 0 can be used to check for whether or not 48-bit addressing is available. This keeps aubdump from failing on you if you try to do the check. Reviewed-by:
Rafael Antognolli <rafael.antognolli@intel.com>
-
- Apr 13, 2017
-
-
Chris Wilson authored
The contract with the kernel is that the presumed_offset matches the value written into the batch. In the case where we were creating a new object to simulate the old being relocation, we were writing some other value into the batch. It just happens that using GGTT read back on !llc was causing the original batch to migrated into the aperture, leaving a hole suitable for the new batch, and the kernel could therefore skip the relocation (causing us to complain). Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=100674 Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Actually check for GPU hangs when not running the hanging tests. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=96563 Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
- Apr 12, 2017
-
-
Simona Vetter authored
I've broken this accidentally. Let's make sure this doesn't happen anymore. Testcases suggested by Chris. Acked-by:
Chris Wilson <chris@chris-wilson.co.uk> Signed-off-by:
Daniel Vetter <daniel.vetter@intel.com>
-
- Apr 11, 2017
-
-
Chris Wilson authored
Another day, another format. Now we include the 0-based instance number for all engines, and not just vcs1/2. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
If the tests hang outside of the explicit hang tests, we want to fail and keep the error state for analysis. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
- Apr 08, 2017
-
-
Chris Wilson authored
Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=100592 Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Don't perform igt_require() in children, it only angers igt. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
gen4/5 require a master device to use the secure dispatch facility to use MI_STORE_DWORD -- which is only available to a single fd and so we can not execute in parallel across multiple fds, so skip those tests. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-
Chris Wilson authored
Flush the secondary buffer from the cpu cache before dirtying the cache for the primary to ensure a better chance of the primary buffer remaining in cache, causing the incoherency. Signed-off-by:
Chris Wilson <chris@chris-wilson.co.uk>
-