Skip to content
Snippets Groups Projects
Commit 5e93d0e3 authored by Alex Deucher's avatar Alex Deucher
Browse files

drm/amdgpu/mes: clean up SDMA HQD loop


Follow the same logic as the other IP types.

Reviewed-by: default avatarPrike Liang <Prike.Liang@amd.com>
Acked-by: default avatarLijo Lazar <lijo.lazar@amd.com>
Signed-off-by: default avatarAlex Deucher <alexander.deucher@amd.com>
parent a52077b6
No related branches found
No related tags found
No related merge requests found
......@@ -154,11 +154,9 @@ int amdgpu_mes_init(struct amdgpu_device *adev)
adev->mes.gfx_hqd_mask[i] = i ? 0 : 0xfffffffe;
for (i = 0; i < AMDGPU_MES_MAX_SDMA_PIPES; i++) {
/* zero sdma_hqd_mask for non-existent engine */
if (adev->sdma.num_instances == 1)
adev->mes.sdma_hqd_mask[i] = i ? 0 : 0xfc;
else
adev->mes.sdma_hqd_mask[i] = 0xfc;
if (i >= adev->sdma.num_instances)
break;
adev->mes.sdma_hqd_mask[i] = 0xfc;
}
for (i = 0; i < AMDGPU_MAX_MES_PIPES; i++) {
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment