i830_memory.c 8.08 KB
Newer Older
1 2 3
/**************************************************************************

Copyright 1998-1999 Precision Insight, Inc., Cedar Park, Texas.
4
Copyright © 2002 by David Dawes.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

All Rights Reserved.

Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sub license, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:

The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial portions
of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
IN NO EVENT SHALL THE COPYRIGHT HOLDERS AND/OR THEIR SUPPLIERS BE LIABLE FOR
ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

**************************************************************************/

/*
 * Authors:
 *   Keith Whitwell <keith@tungstengraphics.com>
33
 *   David Dawes <dawes@xfree86.org>
34
 *
Alan Hourihane's avatar
Alan Hourihane committed
35 36
 * Updated for Dual Head capabilities:
 *   Alan Hourihane <alanh@tungstengraphics.com>
37 38
 */

39 40 41 42 43 44 45 46 47 48 49 50
/**
 * @file i830_memory.c
 *
 * This is the video memory allocator.  Our memory allocation is different from
 * other graphics chips, where you have a fixed amount of graphics memory
 * available that you want to put to the best use.  Instead, we have almost no
 * memory pre-allocated, and we have to choose an appropriate amount of sytem
 * memory to use.
 *
 * The allocations we might do:
 *
 * - Ring buffer
51
 * - HW cursor block (either one block or four)
52
 * - Overlay registers
Eric Anholt's avatar
Eric Anholt committed
53 54
 * - Front buffer (screen 1)
 * - Front buffer (screen 2, only in zaphod mode)
55 56 57 58 59 60
 * - Back/depth buffer (3D only)
 * - Compatibility texture pool (optional, more is always better)
 * - New texture pool (optional, more is always better.  aperture allocation
 *     only)
 *
 * The user may request a specific amount of memory to be used
61
 * (intel->pEnt->videoRam != 0), in which case allocations have to fit within
62 63 64 65 66 67 68 69 70 71 72
 * that much aperture.  If not, the individual allocations will be
 * automatically sized, and will be fit within the maximum aperture size.
 * Only the actual memory used (not alignment padding) will get actual AGP
 * memory allocated.
 *
 * Given that the allocations listed are generally a page or more than a page,
 * our allocator will only return page-aligned offsets, simplifying the memory
 * binding process.  For smaller allocations, the acceleration architecture's
 * linear allocator is preferred.
 */

73 74 75 76
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif

77
#include <assert.h>
78
#include <inttypes.h>
79
#include <string.h>
80
#include <sys/types.h>
81
#include <sys/ioctl.h>
82

83 84 85 86
#include "xf86.h"
#include "xf86_OSproc.h"

#include "i830.h"
87
#include "i915_drm.h"
88

89 90 91
/**
 * Returns the fence size for a tiled area of the given size.
 */
92
unsigned long i830_get_fence_size(intel_screen_private *intel, unsigned long size)
Alan Hourihane's avatar
Alan Hourihane committed
93
{
94 95 96
	unsigned long i;
	unsigned long start;

97
	if (IS_I965G(intel)) {
98 99 100 101 102 103
		/* The 965 can have fences at any page boundary. */
		return ALIGN(size, GTT_PAGE_SIZE);
	} else {
		/* Align the size to a power of two greater than the smallest fence
		 * size.
		 */
104
		if (IS_I9XX(intel))
105 106 107
			start = MB(1);
		else
			start = KB(512);
Alan Hourihane's avatar
Alan Hourihane committed
108

109
		for (i = start; i < size; i <<= 1) ;
Alan Hourihane's avatar
Alan Hourihane committed
110

111 112
		return i;
	}
Alan Hourihane's avatar
Alan Hourihane committed
113 114
}

115 116 117 118 119
/**
 * On some chips, pitch width has to be a power of two tile width, so
 * calculate that here.
 */
unsigned long
120 121
i830_get_fence_pitch(intel_screen_private *intel, unsigned long pitch,
		     uint32_t tiling_mode)
122
{
123
	unsigned long i;
124
	unsigned long tile_width = (tiling_mode == I915_TILING_Y) ? 128 : 512;
125

126
	if (tiling_mode == I915_TILING_NONE)
127
		return pitch;
128

129
	/* 965 is flexible */
130
	if (IS_I965G(intel))
131
		return ROUND_TO(pitch, tile_width);
132

133 134
	/* Pre-965 needs power of two tile width */
	for (i = tile_width; i < pitch; i <<= 1) ;
135

136
	return i;
137 138
}

139
static Bool
140
i830_check_display_stride(ScrnInfoPtr scrn, int stride, Bool tiling)
141
{
142
	intel_screen_private *intel = intel_get_screen_private(scrn);
143
	int limit = KB(32);
144

145 146
	/* 8xx spec has always 8K limit, but tests show larger limit in
	   non-tiling mode, which makes large monitor work. */
147
	if ((IS_845G(intel) || IS_I85X(intel)) && tiling)
148
		limit = KB(8);
149

150
	if (IS_I915(intel) && tiling)
151
		limit = KB(8);
152

153
	if (IS_I965G(intel) && tiling)
154
		limit = KB(16);
155

156 157 158
	if (IS_IGDNG(intel) && tiling)
		limit = KB(32);

159 160 161 162
	if (stride <= limit)
		return TRUE;
	else
		return FALSE;
163 164
}

165 166 167 168 169 170 171 172
/*
 * Pad to accelerator requirement
 */
static inline int i830_pad_drawable_width(int width)
{
	return (width + 63) & ~63;
}

173 174 175 176 177 178
/**
 * Allocates a framebuffer for a screen.
 *
 * Used once for each X screen, so once with RandR 1.2 and twice with classic
 * dualhead.
 */
179 180 181
drm_intel_bo *i830_allocate_framebuffer(ScrnInfoPtr scrn,
					int width, int height, int cpp,
					unsigned long *out_pitch)
182
{
183
	intel_screen_private *intel = intel_get_screen_private(scrn);
Chris Wilson's avatar
Chris Wilson committed
184
	drm_intel_bo *front_buffer;
185 186
	uint32_t tiling_mode;
	unsigned long pitch;
187

188
	if (intel->tiling)
189 190 191
		tiling_mode = I915_TILING_X;
	else
		tiling_mode = I915_TILING_NONE;
192

193 194 195 196 197 198
	width = i830_pad_drawable_width(width);

	front_buffer = drm_intel_bo_alloc_tiled(intel->bufmgr, "front buffer",
						width, height, intel->cpp,
						&tiling_mode, &pitch, 0);
	if (front_buffer == NULL) {
199
		xf86DrvMsg(scrn->scrnIndex, X_ERROR,
200
			   "Failed to allocate framebuffer.\n");
201 202 203
		return NULL;
	}

204 205
	if (!i830_check_display_stride(scrn, pitch,
				       tiling_mode != I915_TILING_NONE)) {
206
		xf86DrvMsg(scrn->scrnIndex, X_ERROR,
207 208 209
			   "Front buffer stride %ld kB "
			   "exceeds display limit\n", pitch / 1024);
		drm_intel_bo_unreference(front_buffer);
210 211 212
		return NULL;
	}

213
	if (intel->tiling && tiling_mode != I915_TILING_X) {
214
		xf86DrvMsg(scrn->scrnIndex, X_ERROR,
215
			   "Failed to set tiling on frontbuffer.\n");
216 217
	}

218 219 220 221 222
	xf86DrvMsg(scrn->scrnIndex, X_INFO,
		   "Allocated new frame buffer %dx%d stride %ld, %s\n",
		   width, height, pitch,
		   tiling_mode == I915_TILING_NONE ? "untiled" : "tiled");

223 224
	drm_intel_bo_disable_reuse(front_buffer);

225
	i830_set_gem_max_sizes(scrn);
226
	*out_pitch = pitch;
227 228

	return front_buffer;
229 230
}

231 232
static void i830_set_max_bo_size(intel_screen_private *intel,
				 const struct drm_i915_gem_get_aperture *aperture)
233
{
234 235 236 237 238 239 240 241 242 243
	if (aperture->aper_available_size)
		/* Large BOs will tend to hit SW fallbacks frequently, and also will
		 * tend to fail to successfully map when doing SW fallbacks because we
		 * overcommit address space for BO access, or worse cause aperture
		 * thrashing.
		 */
		intel->max_bo_size = aperture->aper_available_size / 2;
	else
		intel->max_bo_size = 64 * 1024 * 1024;
}
244

245 246 247 248
static void i830_set_max_gtt_map_size(intel_screen_private *intel,
				      const struct drm_i915_gem_get_aperture *aperture)
{
	if (aperture->aper_available_size)
249 250 251 252
		/* Let objects up get bound up to the size where only 2 would fit in
		 * the aperture, but then leave slop to account for alignment like
		 * libdrm does.
		 */
253
		intel->max_gtt_map_size =
254 255 256
			aperture->aper_available_size * 3 / 4 / 2;
	else
		intel->max_gtt_map_size = 16 * 1024 * 1024;
257
}
258

259 260
static void i830_set_max_tiling_size(intel_screen_private *intel,
				     const struct drm_i915_gem_get_aperture *aperture)
261
{
262
	if (aperture->aper_available_size)
263 264 265
		/* Let objects be tiled up to the size where only 4 would fit in
		 * the aperture, presuming worst case alignment.
		 */
266 267 268
		intel->max_tiling_size = aperture->aper_available_size / 4;
	else
		intel->max_tiling_size = 4 * 1024 * 1024;
269
}
270 271 272

void i830_set_gem_max_sizes(ScrnInfoPtr scrn)
{
273 274 275 276 277 278 279 280 281
	intel_screen_private *intel = intel_get_screen_private(scrn);
	struct drm_i915_gem_get_aperture aperture;

	aperture.aper_available_size = 0;
	ioctl(intel->drmSubFD, DRM_IOCTL_I915_GEM_GET_APERTURE, &aperture);

	i830_set_max_bo_size(intel, &aperture);
	i830_set_max_gtt_map_size(intel, &aperture);
	i830_set_max_tiling_size(intel, &aperture);
282
}