Skip to content
Projects
Groups
Snippets
Help
Loading...
Help
Support
Submit feedback
Contribute to GitLab
Sign in / Register
Toggle navigation
M
mesa
Project overview
Project overview
Details
Activity
Releases
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
7
Issues
7
List
Boards
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Packages
Packages
Container Registry
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Panfrost
mesa
Commits
fe0a3a45
Commit
fe0a3a45
authored
Jul 31, 2018
by
Dave Airlie
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
virgl: add ARB_shader_clock support
Reviewed-by:
Erik Faye-Lund
<
erik.faye-lund@collabora.com
>
parent
ba1ebf2e
Changes
3
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
4 additions
and
2 deletions
+4
-2
docs/features.txt
docs/features.txt
+1
-1
src/gallium/drivers/virgl/virgl_hw.h
src/gallium/drivers/virgl/virgl_hw.h
+1
-0
src/gallium/drivers/virgl/virgl_screen.c
src/gallium/drivers/virgl/virgl_screen.c
+2
-1
No files found.
docs/features.txt
View file @
fe0a3a45
...
...
@@ -308,7 +308,7 @@ Khronos, ARB, and OES extensions that are not part of any OpenGL or OpenGL ES ve
GL_ARB_sample_locations DONE (nvc0)
GL_ARB_seamless_cubemap_per_texture DONE (freedreno, i965, nvc0, radeonsi, r600, softpipe, swr, virgl)
GL_ARB_shader_ballot DONE (i965/gen8+, nvc0, radeonsi)
GL_ARB_shader_clock DONE (i965/gen7+, nv50, nvc0, r600, radeonsi)
GL_ARB_shader_clock DONE (i965/gen7+, nv50, nvc0, r600, radeonsi
, virgl
)
GL_ARB_shader_stencil_export DONE (i965/gen9+, r600, radeonsi, softpipe, llvmpipe, swr, virgl)
GL_ARB_shader_viewport_layer_array DONE (i965/gen6+, nvc0, radeonsi)
GL_ARB_sparse_buffer DONE (radeonsi/CIK+)
...
...
src/gallium/drivers/virgl/virgl_hw.h
View file @
fe0a3a45
...
...
@@ -228,6 +228,7 @@ enum virgl_formats {
#define VIRGL_CAP_FB_NO_ATTACH (1 << 8)
#define VIRGL_CAP_ROBUST_BUFFER_ACCESS (1 << 9)
#define VIRGL_CAP_TGSI_FBFETCH (1 << 10)
#define VIRGL_CAP_SHADER_CLOCK (1 << 11)
/* virgl bind flags - these are compatible with mesa 10.5 gallium.
* but are fixed, no other should be passed to virgl either.
...
...
src/gallium/drivers/virgl/virgl_screen.c
View file @
fe0a3a45
...
...
@@ -231,6 +231,8 @@ virgl_get_param(struct pipe_screen *screen, enum pipe_cap param)
return
vscreen
->
caps
.
caps
.
v2
.
capability_bits
&
VIRGL_CAP_ROBUST_BUFFER_ACCESS
;
case
PIPE_CAP_TGSI_FS_FBFETCH
:
return
vscreen
->
caps
.
caps
.
v2
.
capability_bits
&
VIRGL_CAP_TGSI_FBFETCH
;
case
PIPE_CAP_TGSI_CLOCK
:
return
vscreen
->
caps
.
caps
.
v2
.
capability_bits
&
VIRGL_CAP_SHADER_CLOCK
;
case
PIPE_CAP_TEXTURE_GATHER_SM5
:
case
PIPE_CAP_BUFFER_MAP_PERSISTENT_COHERENT
:
case
PIPE_CAP_FAKE_SW_MSAA
:
...
...
@@ -274,7 +276,6 @@ virgl_get_param(struct pipe_screen *screen, enum pipe_cap param)
case
PIPE_CAP_INT64
:
case
PIPE_CAP_INT64_DIVMOD
:
case
PIPE_CAP_TGSI_TEX_TXF_LZ
:
case
PIPE_CAP_TGSI_CLOCK
:
case
PIPE_CAP_POLYGON_MODE_FILL_RECTANGLE
:
case
PIPE_CAP_SPARSE_BUFFER_PAGE_SIZE
:
case
PIPE_CAP_TGSI_BALLOT
:
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment