Unverified Commit 58a8a929 authored by Connor Abbott's avatar Connor Abbott Committed by GitHub
Browse files

midgard: add missing input 2 half-register

parent b1cd34f7
...@@ -113,6 +113,7 @@ The vector multiply, add, and LUT ALU's share the same instruction format. ...@@ -113,6 +113,7 @@ The vector multiply, add, and LUT ALU's share the same instruction format.
otherwise: otherwise:
25: input 2 half-register selection (high or low) 25: input 2 half-register selection (high or low)
26: unused 26: unused
27: input 2 half-register (when output is a full register)
28-35: input 2 swizzle 28-35: input 2 swizzle
36-37: output size override 36-37: output size override
0 - half, write to lower half 0 - half, write to lower half
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment