pata_cs5520.c 7.94 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
/*
 *	IDE tuning and bus mastering support for the CS5510/CS5520
 *	chipsets
 *
 *	The CS5510/CS5520 are slightly unusual devices. Unlike the
 *	typical IDE controllers they do bus mastering with the drive in
 *	PIO mode and smarter silicon.
 *
 *	The practical upshot of this is that we must always tune the
 *	drive for the right PIO mode. We must also ignore all the blacklists
 *	and the drive bus mastering DMA information. Also to confuse matters
 *	further we can do DMA on PIO only drives.
 *
 *	DMA on the 5510 also requires we disable_hlt() during DMA on early
 *	revisions.
 *
 *	*** This driver is strictly experimental ***
 *
 *	(c) Copyright Red Hat Inc 2002
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation; either version 2, or (at your option) any
 * later version.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * Documentation:
Lucas De Marchi's avatar
Lucas De Marchi committed
32
 *	Not publicly available.
33 34 35 36 37 38 39 40 41 42
 */
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>

#define DRV_NAME	"pata_cs5520"
Jeff Garzik's avatar
Jeff Garzik committed
43
#define DRV_VERSION	"0.6.6"
44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

struct pio_clocks
{
	int address;
	int assert;
	int recovery;
};

static const struct pio_clocks cs5520_pio_clocks[]={
	{3, 6, 11},
	{2, 5, 6},
	{1, 4, 3},
	{1, 3, 2},
	{1, 2, 1}
};

/**
 *	cs5520_set_timings	-	program PIO timings
 *	@ap: ATA port
 *	@adev: ATA device
 *
 *	Program the PIO mode timings for the controller according to the pio
 *	clocking table.
 */

static void cs5520_set_timings(struct ata_port *ap, struct ata_device *adev, int pio)
{
	struct pci_dev *pdev = to_pci_dev(ap->host->dev);
	int slave = adev->devno;

	pio -= XFER_PIO_0;

	/* Channel command timing */
	pci_write_config_byte(pdev, 0x62 + ap->port_no,
				(cs5520_pio_clocks[pio].recovery << 4) |
				(cs5520_pio_clocks[pio].assert));
	/* FIXME: should these use address ? */
	/* Read command timing */
	pci_write_config_byte(pdev, 0x64 +  4*ap->port_no + slave,
				(cs5520_pio_clocks[pio].recovery << 4) |
				(cs5520_pio_clocks[pio].assert));
	/* Write command timing */
	pci_write_config_byte(pdev, 0x66 +  4*ap->port_no + slave,
				(cs5520_pio_clocks[pio].recovery << 4) |
				(cs5520_pio_clocks[pio].assert));
}

/**
 *	cs5520_set_piomode	-	program PIO timings
 *	@ap: ATA port
 *	@adev: ATA device
 *
 *	Program the PIO mode timings for the controller according to the pio
97
 *	clocking table.
98 99 100 101 102 103 104 105
 */

static void cs5520_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	cs5520_set_timings(ap, adev, adev->pio_mode);
}

static struct scsi_host_template cs5520_sht = {
106
	ATA_BMDMA_SHT(DRV_NAME),
107
	.sg_tablesize		= LIBATA_DUMB_MAX_PRD,
108 109 110
};

static struct ata_port_operations cs5520_port_ops = {
111
	.inherits		= &ata_bmdma_port_ops,
112
	.qc_prep		= ata_bmdma_dumb_qc_prep,
113
	.cable_detect		= ata_cable_40wire,
114 115 116
	.set_piomode		= cs5520_set_piomode,
};

117
static int cs5520_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
118
{
119 120
	static const unsigned int cmd_port[] = { 0x1F0, 0x170 };
	static const unsigned int ctl_port[] = { 0x3F6, 0x376 };
121 122
	struct ata_port_info pi = {
		.flags		= ATA_FLAG_SLAVE_POSS,
123
		.pio_mask	= ATA_PIO4,
124 125 126
		.port_ops	= &cs5520_port_ops,
	};
	const struct ata_port_info *ppi[2];
127
	u8 pcicfg;
Al Viro's avatar
Al Viro committed
128
	void __iomem *iomap[5];
129 130 131
	struct ata_host *host;
	struct ata_ioports *ioaddr;
	int i, rc;
132

133 134 135 136
	rc = pcim_enable_device(pdev);
	if (rc)
		return rc;

137
	/* IDE port enable bits */
138
	pci_read_config_byte(pdev, 0x60, &pcicfg);
139 140 141 142 143

	/* Check if the ATA ports are enabled */
	if ((pcicfg & 3) == 0)
		return -ENODEV;

144 145 146 147 148 149
	ppi[0] = ppi[1] = &ata_dummy_port_info;
	if (pcicfg & 1)
		ppi[0] = &pi;
	if (pcicfg & 2)
		ppi[1] = &pi;

150
	if ((pcicfg & 0x40) == 0) {
151
		dev_warn(&pdev->dev, "DMA mode disabled. Enabling.\n");
152
		pci_write_config_byte(pdev, 0x60, pcicfg | 0x40);
153 154
	}

155 156 157 158 159 160
	pi.mwdma_mask = id->driver_data;

	host = ata_host_alloc_pinfo(&pdev->dev, ppi, 2);
	if (!host)
		return -ENOMEM;

161
	/* Perform set up for DMA */
162
	if (pci_enable_device_io(pdev)) {
163 164 165
		printk(KERN_ERR DRV_NAME ": unable to configure BAR2.\n");
		return -ENODEV;
	}
166

167
	if (dma_set_mask(&pdev->dev, DMA_BIT_MASK(32))) {
168 169 170
		printk(KERN_ERR DRV_NAME ": unable to configure DMA mask.\n");
		return -ENODEV;
	}
171
	if (dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(32))) {
172 173 174 175
		printk(KERN_ERR DRV_NAME ": unable to configure consistent DMA mask.\n");
		return -ENODEV;
	}

176
	/* Map IO ports and initialize host accordingly */
177 178 179 180
	iomap[0] = devm_ioport_map(&pdev->dev, cmd_port[0], 8);
	iomap[1] = devm_ioport_map(&pdev->dev, ctl_port[0], 1);
	iomap[2] = devm_ioport_map(&pdev->dev, cmd_port[1], 8);
	iomap[3] = devm_ioport_map(&pdev->dev, ctl_port[1], 1);
181
	iomap[4] = pcim_iomap(pdev, 2, 0);
Tejun Heo's avatar
Tejun Heo committed
182 183 184 185

	if (!iomap[0] || !iomap[1] || !iomap[2] || !iomap[3] || !iomap[4])
		return -ENOMEM;

186 187 188 189 190
	ioaddr = &host->ports[0]->ioaddr;
	ioaddr->cmd_addr = iomap[0];
	ioaddr->ctl_addr = iomap[1];
	ioaddr->altstatus_addr = iomap[1];
	ioaddr->bmdma_addr = iomap[4];
Tejun Heo's avatar
Tejun Heo committed
191
	ata_sff_std_ports(ioaddr);
192

193 194 195 196
	ata_port_desc(host->ports[0],
		      "cmd 0x%x ctl 0x%x", cmd_port[0], ctl_port[0]);
	ata_port_pbar_desc(host->ports[0], 4, 0, "bmdma");

197 198 199 200 201
	ioaddr = &host->ports[1]->ioaddr;
	ioaddr->cmd_addr = iomap[2];
	ioaddr->ctl_addr = iomap[3];
	ioaddr->altstatus_addr = iomap[3];
	ioaddr->bmdma_addr = iomap[4] + 8;
Tejun Heo's avatar
Tejun Heo committed
202
	ata_sff_std_ports(ioaddr);
203

204 205 206 207
	ata_port_desc(host->ports[1],
		      "cmd 0x%x ctl 0x%x", cmd_port[1], ctl_port[1]);
	ata_port_pbar_desc(host->ports[1], 4, 8, "bmdma");

208 209 210 211 212 213 214 215
	/* activate the host */
	pci_set_master(pdev);
	rc = ata_host_start(host);
	if (rc)
		return rc;

	for (i = 0; i < 2; i++) {
		static const int irq[] = { 14, 15 };
216
		struct ata_port *ap = host->ports[i];
217 218 219 220 221

		if (ata_port_is_dummy(ap))
			continue;

		rc = devm_request_irq(&pdev->dev, irq[ap->port_no],
222
				      ata_bmdma_interrupt, 0, DRV_NAME, host);
223 224
		if (rc)
			return rc;
225

226
		ata_port_desc(ap, "irq %d", irq[i]);
227 228 229
	}

	return ata_host_register(host, &cs5520_sht);
230 231
}

232
#ifdef CONFIG_PM_SLEEP
233 234 235 236 237 238 239
/**
 *	cs5520_reinit_one	-	device resume
 *	@pdev: PCI device
 *
 *	Do any reconfiguration work needed by a resume from RAM. We need
 *	to restore DMA mode support on BIOSen which disabled it
 */
240

241 242
static int cs5520_reinit_one(struct pci_dev *pdev)
{
Jingoo Han's avatar
Jingoo Han committed
243
	struct ata_host *host = pci_get_drvdata(pdev);
244
	u8 pcicfg;
245 246 247 248 249 250
	int rc;

	rc = ata_pci_device_do_resume(pdev);
	if (rc)
		return rc;

251 252 253
	pci_read_config_byte(pdev, 0x60, &pcicfg);
	if ((pcicfg & 0x40) == 0)
		pci_write_config_byte(pdev, 0x60, pcicfg | 0x40);
254 255 256

	ata_host_resume(host);
	return 0;
257
}
Alan Cox Cox's avatar
Alan Cox Cox committed
258 259 260 261 262 263 264 265 266 267 268 269 270

/**
 *	cs5520_pci_device_suspend	-	device suspend
 *	@pdev: PCI device
 *
 *	We have to cut and waste bits from the standard method because
 *	the 5520 is a bit odd and not just a pure ATA device. As a result
 *	we must not disable it. The needed code is short and this avoids
 *	chip specific mess in the core code.
 */

static int cs5520_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg)
{
Jingoo Han's avatar
Jingoo Han committed
271
	struct ata_host *host = pci_get_drvdata(pdev);
Alan Cox Cox's avatar
Alan Cox Cox committed
272 273 274 275 276 277 278 279 280
	int rc = 0;

	rc = ata_host_suspend(host, mesg);
	if (rc)
		return rc;

	pci_save_state(pdev);
	return 0;
}
281
#endif /* CONFIG_PM_SLEEP */
282

283 284 285
/* For now keep DMA off. We can set it for all but A rev CS5510 once the
   core ATA code can handle it */

286 287 288 289 290
static const struct pci_device_id pata_cs5520[] = {
	{ PCI_VDEVICE(CYRIX, PCI_DEVICE_ID_CYRIX_5510), },
	{ PCI_VDEVICE(CYRIX, PCI_DEVICE_ID_CYRIX_5520), },

	{ },
291 292 293 294 295 296
};

static struct pci_driver cs5520_pci_driver = {
	.name 		= DRV_NAME,
	.id_table	= pata_cs5520,
	.probe 		= cs5520_init_one,
297
	.remove		= ata_pci_remove_one,
298
#ifdef CONFIG_PM_SLEEP
Alan Cox Cox's avatar
Alan Cox Cox committed
299
	.suspend	= cs5520_pci_device_suspend,
300
	.resume		= cs5520_reinit_one,
301
#endif
302 303
};

Axel Lin's avatar
Axel Lin committed
304
module_pci_driver(cs5520_pci_driver);
305 306 307 308 309 310

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for Cyrix CS5510/5520");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, pata_cs5520);
MODULE_VERSION(DRV_VERSION);