i5100_edac.c 30.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11
/*
 * Intel 5100 Memory Controllers kernel module
 *
 * This file may be distributed under the terms of the
 * GNU General Public License.
 *
 * This module is based on the following document:
 *
 * Intel 5100X Chipset Memory Controller Hub (MCH) - Datasheet
 *      http://download.intel.com/design/chipsets/datashts/318378.pdf
 *
12 13
 * The intel 5100 has two independent channels. EDAC core currently
 * can not reflect this configuration so instead the chip-select
14
 * rows for each respective channel are laid out one after another,
15 16
 * the first half belonging to channel 0, the second half belonging
 * to channel 1.
17 18 19 20 21
 *
 * This driver is for DDR2 DIMMs, and it uses chip select to select among the
 * several ranks. However, instead of showing memories as ranks, it outputs
 * them as DIMM's. An internal table creates the association between ranks
 * and DIMM's.
22 23 24 25 26 27 28 29
 */
#include <linux/module.h>
#include <linux/init.h>
#include <linux/pci.h>
#include <linux/pci_ids.h>
#include <linux/edac.h>
#include <linux/delay.h>
#include <linux/mmzone.h>
30
#include <linux/debugfs.h>
31

32
#include "edac_module.h"
33

Arthur Jones's avatar
Arthur Jones committed
34
/* register addresses */
35 36

/* device 16, func 1 */
37
#define I5100_MC		0x40	/* Memory Control Register */
Nils Carlson's avatar
Nils Carlson committed
38 39
#define 	I5100_MC_SCRBEN_MASK	(1 << 7)
#define 	I5100_MC_SCRBDONE_MASK	(1 << 4)
40 41 42 43 44 45 46 47 48 49 50 51
#define I5100_MS		0x44	/* Memory Status Register */
#define I5100_SPDDATA		0x48	/* Serial Presence Detect Status Reg */
#define I5100_SPDCMD		0x4c	/* Serial Presence Detect Command Reg */
#define I5100_TOLM		0x6c	/* Top of Low Memory */
#define I5100_MIR0		0x80	/* Memory Interleave Range 0 */
#define I5100_MIR1		0x84	/* Memory Interleave Range 1 */
#define I5100_AMIR_0		0x8c	/* Adjusted Memory Interleave Range 0 */
#define I5100_AMIR_1		0x90	/* Adjusted Memory Interleave Range 1 */
#define I5100_FERR_NF_MEM	0xa0	/* MC First Non Fatal Errors */
#define		I5100_FERR_NF_MEM_M16ERR_MASK	(1 << 16)
#define		I5100_FERR_NF_MEM_M15ERR_MASK	(1 << 15)
#define		I5100_FERR_NF_MEM_M14ERR_MASK	(1 << 14)
52 53 54 55 56 57
#define		I5100_FERR_NF_MEM_M12ERR_MASK	(1 << 12)
#define		I5100_FERR_NF_MEM_M11ERR_MASK	(1 << 11)
#define		I5100_FERR_NF_MEM_M10ERR_MASK	(1 << 10)
#define		I5100_FERR_NF_MEM_M6ERR_MASK	(1 << 6)
#define		I5100_FERR_NF_MEM_M5ERR_MASK	(1 << 5)
#define		I5100_FERR_NF_MEM_M4ERR_MASK	(1 << 4)
58
#define		I5100_FERR_NF_MEM_M1ERR_MASK	(1 << 1)
59 60 61
#define		I5100_FERR_NF_MEM_ANY_MASK	\
			(I5100_FERR_NF_MEM_M16ERR_MASK | \
			I5100_FERR_NF_MEM_M15ERR_MASK | \
62 63 64 65 66 67 68 69
			I5100_FERR_NF_MEM_M14ERR_MASK | \
			I5100_FERR_NF_MEM_M12ERR_MASK | \
			I5100_FERR_NF_MEM_M11ERR_MASK | \
			I5100_FERR_NF_MEM_M10ERR_MASK | \
			I5100_FERR_NF_MEM_M6ERR_MASK | \
			I5100_FERR_NF_MEM_M5ERR_MASK | \
			I5100_FERR_NF_MEM_M4ERR_MASK | \
			I5100_FERR_NF_MEM_M1ERR_MASK)
70
#define	I5100_NERR_NF_MEM	0xa4	/* MC Next Non-Fatal Errors */
71
#define I5100_EMASK_MEM		0xa8	/* MC Error Mask Register */
72 73 74 75 76 77 78 79
#define I5100_MEM0EINJMSK0	0x200	/* Injection Mask0 Register Channel 0 */
#define I5100_MEM1EINJMSK0	0x208	/* Injection Mask0 Register Channel 1 */
#define		I5100_MEMXEINJMSK0_EINJEN	(1 << 27)
#define I5100_MEM0EINJMSK1	0x204	/* Injection Mask1 Register Channel 0 */
#define I5100_MEM1EINJMSK1	0x206	/* Injection Mask1 Register Channel 1 */

/* Device 19, Function 0 */
#define I5100_DINJ0 0x9a
80 81 82 83 84 85 86 87 88 89 90

/* device 21 and 22, func 0 */
#define I5100_MTR_0	0x154	/* Memory Technology Registers 0-3 */
#define I5100_DMIR	0x15c	/* DIMM Interleave Range */
#define	I5100_VALIDLOG	0x18c	/* Valid Log Markers */
#define	I5100_NRECMEMA	0x190	/* Non-Recoverable Memory Error Log Reg A */
#define	I5100_NRECMEMB	0x194	/* Non-Recoverable Memory Error Log Reg B */
#define	I5100_REDMEMA	0x198	/* Recoverable Memory Data Error Log Reg A */
#define	I5100_REDMEMB	0x19c	/* Recoverable Memory Data Error Log Reg B */
#define	I5100_RECMEMA	0x1a0	/* Recoverable Memory Error Log Reg A */
#define	I5100_RECMEMB	0x1a4	/* Recoverable Memory Error Log Reg B */
Arthur Jones's avatar
Arthur Jones committed
91 92 93 94
#define I5100_MTR_4	0x1b0	/* Memory Technology Registers 4,5 */

/* bit field accessors */

Nils Carlson's avatar
Nils Carlson committed
95 96 97 98 99
static inline u32 i5100_mc_scrben(u32 mc)
{
	return mc >> 7 & 1;
}

Arthur Jones's avatar
Arthur Jones committed
100 101 102 103 104
static inline u32 i5100_mc_errdeten(u32 mc)
{
	return mc >> 5 & 1;
}

Nils Carlson's avatar
Nils Carlson committed
105 106 107 108 109
static inline u32 i5100_mc_scrbdone(u32 mc)
{
	return mc >> 4 & 1;
}

Arthur Jones's avatar
Arthur Jones committed
110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290
static inline u16 i5100_spddata_rdo(u16 a)
{
	return a >> 15 & 1;
}

static inline u16 i5100_spddata_sbe(u16 a)
{
	return a >> 13 & 1;
}

static inline u16 i5100_spddata_busy(u16 a)
{
	return a >> 12 & 1;
}

static inline u16 i5100_spddata_data(u16 a)
{
	return a & ((1 << 8) - 1);
}

static inline u32 i5100_spdcmd_create(u32 dti, u32 ckovrd, u32 sa, u32 ba,
				      u32 data, u32 cmd)
{
	return	((dti & ((1 << 4) - 1))  << 28) |
		((ckovrd & 1)            << 27) |
		((sa & ((1 << 3) - 1))   << 24) |
		((ba & ((1 << 8) - 1))   << 16) |
		((data & ((1 << 8) - 1)) <<  8) |
		(cmd & 1);
}

static inline u16 i5100_tolm_tolm(u16 a)
{
	return a >> 12 & ((1 << 4) - 1);
}

static inline u16 i5100_mir_limit(u16 a)
{
	return a >> 4 & ((1 << 12) - 1);
}

static inline u16 i5100_mir_way1(u16 a)
{
	return a >> 1 & 1;
}

static inline u16 i5100_mir_way0(u16 a)
{
	return a & 1;
}

static inline u32 i5100_ferr_nf_mem_chan_indx(u32 a)
{
	return a >> 28 & 1;
}

static inline u32 i5100_ferr_nf_mem_any(u32 a)
{
	return a & I5100_FERR_NF_MEM_ANY_MASK;
}

static inline u32 i5100_nerr_nf_mem_any(u32 a)
{
	return i5100_ferr_nf_mem_any(a);
}

static inline u32 i5100_dmir_limit(u32 a)
{
	return a >> 16 & ((1 << 11) - 1);
}

static inline u32 i5100_dmir_rank(u32 a, u32 i)
{
	return a >> (4 * i) & ((1 << 2) - 1);
}

static inline u16 i5100_mtr_present(u16 a)
{
	return a >> 10 & 1;
}

static inline u16 i5100_mtr_ethrottle(u16 a)
{
	return a >> 9 & 1;
}

static inline u16 i5100_mtr_width(u16 a)
{
	return a >> 8 & 1;
}

static inline u16 i5100_mtr_numbank(u16 a)
{
	return a >> 6 & 1;
}

static inline u16 i5100_mtr_numrow(u16 a)
{
	return a >> 2 & ((1 << 2) - 1);
}

static inline u16 i5100_mtr_numcol(u16 a)
{
	return a & ((1 << 2) - 1);
}


static inline u32 i5100_validlog_redmemvalid(u32 a)
{
	return a >> 2 & 1;
}

static inline u32 i5100_validlog_recmemvalid(u32 a)
{
	return a >> 1 & 1;
}

static inline u32 i5100_validlog_nrecmemvalid(u32 a)
{
	return a & 1;
}

static inline u32 i5100_nrecmema_merr(u32 a)
{
	return a >> 15 & ((1 << 5) - 1);
}

static inline u32 i5100_nrecmema_bank(u32 a)
{
	return a >> 12 & ((1 << 3) - 1);
}

static inline u32 i5100_nrecmema_rank(u32 a)
{
	return a >>  8 & ((1 << 3) - 1);
}

static inline u32 i5100_nrecmema_dm_buf_id(u32 a)
{
	return a & ((1 << 8) - 1);
}

static inline u32 i5100_nrecmemb_cas(u32 a)
{
	return a >> 16 & ((1 << 13) - 1);
}

static inline u32 i5100_nrecmemb_ras(u32 a)
{
	return a & ((1 << 16) - 1);
}

static inline u32 i5100_redmemb_ecc_locator(u32 a)
{
	return a & ((1 << 18) - 1);
}

static inline u32 i5100_recmema_merr(u32 a)
{
	return i5100_nrecmema_merr(a);
}

static inline u32 i5100_recmema_bank(u32 a)
{
	return i5100_nrecmema_bank(a);
}

static inline u32 i5100_recmema_rank(u32 a)
{
	return i5100_nrecmema_rank(a);
}

static inline u32 i5100_recmemb_cas(u32 a)
{
	return i5100_nrecmemb_cas(a);
}

static inline u32 i5100_recmemb_ras(u32 a)
{
	return i5100_nrecmemb_ras(a);
}
291 292

/* some generic limits */
293 294
#define I5100_MAX_RANKS_PER_CHAN	6
#define I5100_CHANNELS			    2
295 296
#define I5100_MAX_RANKS_PER_DIMM	4
#define I5100_DIMM_ADDR_LINES		(6 - 3)	/* 64 bits / 8 bits per byte */
297
#define I5100_MAX_DIMM_SLOTS_PER_CHAN	4
298 299
#define I5100_MAX_RANK_INTERLEAVE	4
#define I5100_MAX_DMIRS			5
Nils Carlson's avatar
Nils Carlson committed
300
#define I5100_SCRUB_REFRESH_RATE	(5 * 60 * HZ)
301 302 303

struct i5100_priv {
	/* ranks on each dimm -- 0 maps to not present -- obtained via SPD */
304
	int dimm_numrank[I5100_CHANNELS][I5100_MAX_DIMM_SLOTS_PER_CHAN];
305 306 307 308

	/*
	 * mainboard chip select map -- maps i5100 chip selects to
	 * DIMM slot chip selects.  In the case of only 4 ranks per
309 310
	 * channel, the mapping is fairly obvious but not unique.
	 * we map -1 -> NC and assume both channels use the same
311 312 313
	 * map...
	 *
	 */
314
	int dimm_csmap[I5100_MAX_DIMM_SLOTS_PER_CHAN][I5100_MAX_RANKS_PER_DIMM];
315 316 317 318 319

	/* memory interleave range */
	struct {
		u64	 limit;
		unsigned way[2];
320
	} mir[I5100_CHANNELS];
321 322

	/* adjusted memory interleave range register */
323
	unsigned amir[I5100_CHANNELS];
324 325 326 327 328

	/* dimm interleave range */
	struct {
		unsigned rank[I5100_MAX_RANK_INTERLEAVE];
		u64	 limit;
329
	} dmir[I5100_CHANNELS][I5100_MAX_DMIRS];
330 331 332 333 334 335 336 337 338

	/* memory technology registers... */
	struct {
		unsigned present;	/* 0 or 1 */
		unsigned ethrottle;	/* 0 or 1 */
		unsigned width;		/* 4 or 8 bits  */
		unsigned numbank;	/* 2 or 3 lines */
		unsigned numrow;	/* 13 .. 16 lines */
		unsigned numcol;	/* 11 .. 12 lines */
339
	} mtr[I5100_CHANNELS][I5100_MAX_RANKS_PER_CHAN];
340 341

	u64 tolm;		/* top of low memory in bytes */
342
	unsigned ranksperchan;	/* number of ranks per channel */
343 344

	struct pci_dev *mc;	/* device 16 func 1 */
345
	struct pci_dev *einj;	/* device 19 func 0 */
346 347
	struct pci_dev *ch0mm;	/* device 21 func 0 */
	struct pci_dev *ch1mm;	/* device 22 func 0 */
Nils Carlson's avatar
Nils Carlson committed
348 349 350

	struct delayed_work i5100_scrubbing;
	int scrub_enable;
351 352 353 354 355 356 357 358

	/* Error injection */
	u8 inject_channel;
	u8 inject_hlinesel;
	u8 inject_deviceptr1;
	u8 inject_deviceptr2;
	u16 inject_eccmask1;
	u16 inject_eccmask2;
359 360

	struct dentry *debugfs;
361 362
};

363 364
static struct dentry *i5100_debugfs;

365
/* map a rank/chan to a slot number on the mainboard */
366
static int i5100_rank_to_slot(const struct mem_ctl_info *mci,
367
			      int chan, int rank)
368 369 370 371
{
	const struct i5100_priv *priv = mci->pvt_info;
	int i;

372
	for (i = 0; i < I5100_MAX_DIMM_SLOTS_PER_CHAN; i++) {
373
		int j;
374
		const int numrank = priv->dimm_numrank[chan][i];
375 376 377

		for (j = 0; j < numrank; j++)
			if (priv->dimm_csmap[i][j] == rank)
378
				return i * 2 + chan;
379 380 381 382 383 384 385
	}

	return -1;
}

static const char *i5100_err_msg(unsigned err)
{
Arthur Jones's avatar
Arthur Jones committed
386
	static const char *merrs[] = {
387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418
		"unknown", /* 0 */
		"uncorrectable data ECC on replay", /* 1 */
		"unknown", /* 2 */
		"unknown", /* 3 */
		"aliased uncorrectable demand data ECC", /* 4 */
		"aliased uncorrectable spare-copy data ECC", /* 5 */
		"aliased uncorrectable patrol data ECC", /* 6 */
		"unknown", /* 7 */
		"unknown", /* 8 */
		"unknown", /* 9 */
		"non-aliased uncorrectable demand data ECC", /* 10 */
		"non-aliased uncorrectable spare-copy data ECC", /* 11 */
		"non-aliased uncorrectable patrol data ECC", /* 12 */
		"unknown", /* 13 */
		"correctable demand data ECC", /* 14 */
		"correctable spare-copy data ECC", /* 15 */
		"correctable patrol data ECC", /* 16 */
		"unknown", /* 17 */
		"SPD protocol error", /* 18 */
		"unknown", /* 19 */
		"spare copy initiated", /* 20 */
		"spare copy completed", /* 21 */
	};
	unsigned i;

	for (i = 0; i < ARRAY_SIZE(merrs); i++)
		if (1 << i & err)
			return merrs[i];

	return "none";
}

419
/* convert csrow index into a rank (per channel -- 0..5) */
420 421 422 423
static int i5100_csrow_to_rank(const struct mem_ctl_info *mci, int csrow)
{
	const struct i5100_priv *priv = mci->pvt_info;

424
	return csrow % priv->ranksperchan;
425 426
}

427 428
/* convert csrow index into a channel (0..1) */
static int i5100_csrow_to_chan(const struct mem_ctl_info *mci, int csrow)
429 430 431
{
	const struct i5100_priv *priv = mci->pvt_info;

432
	return csrow / priv->ranksperchan;
433 434 435
}

static void i5100_handle_ce(struct mem_ctl_info *mci,
436
			    int chan,
437 438 439 440 441 442 443
			    unsigned bank,
			    unsigned rank,
			    unsigned long syndrome,
			    unsigned cas,
			    unsigned ras,
			    const char *msg)
{
444
	char detail[80];
445

446 447 448 449
	/* Form out message */
	snprintf(detail, sizeof(detail),
		 "bank %u, cas %u, ras %u\n",
		 bank, cas, ras);
450

451
	edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1,
452 453
			     0, 0, syndrome,
			     chan, rank, -1,
454
			     msg, detail);
455 456 457
}

static void i5100_handle_ue(struct mem_ctl_info *mci,
458
			    int chan,
459 460 461 462 463 464 465
			    unsigned bank,
			    unsigned rank,
			    unsigned long syndrome,
			    unsigned cas,
			    unsigned ras,
			    const char *msg)
{
466
	char detail[80];
467

468 469 470 471
	/* Form out message */
	snprintf(detail, sizeof(detail),
		 "bank %u, cas %u, ras %u\n",
		 bank, cas, ras);
472

473
	edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1,
474 475
			     0, 0, syndrome,
			     chan, rank, -1,
476
			     msg, detail);
477 478
}

479
static void i5100_read_log(struct mem_ctl_info *mci, int chan,
480 481 482
			   u32 ferr, u32 nerr)
{
	struct i5100_priv *priv = mci->pvt_info;
483
	struct pci_dev *pdev = (chan) ? priv->ch1mm : priv->ch0mm;
484 485 486 487 488 489 490 491 492 493 494 495
	u32 dw;
	u32 dw2;
	unsigned syndrome = 0;
	unsigned ecc_loc = 0;
	unsigned merr;
	unsigned bank;
	unsigned rank;
	unsigned cas;
	unsigned ras;

	pci_read_config_dword(pdev, I5100_VALIDLOG, &dw);

Arthur Jones's avatar
Arthur Jones committed
496
	if (i5100_validlog_redmemvalid(dw)) {
497
		pci_read_config_dword(pdev, I5100_REDMEMA, &dw2);
Arthur Jones's avatar
Arthur Jones committed
498
		syndrome = dw2;
499
		pci_read_config_dword(pdev, I5100_REDMEMB, &dw2);
Arthur Jones's avatar
Arthur Jones committed
500
		ecc_loc = i5100_redmemb_ecc_locator(dw2);
501 502
	}

Arthur Jones's avatar
Arthur Jones committed
503
	if (i5100_validlog_recmemvalid(dw)) {
504 505 506
		const char *msg;

		pci_read_config_dword(pdev, I5100_RECMEMA, &dw2);
Arthur Jones's avatar
Arthur Jones committed
507 508 509
		merr = i5100_recmema_merr(dw2);
		bank = i5100_recmema_bank(dw2);
		rank = i5100_recmema_rank(dw2);
510 511

		pci_read_config_dword(pdev, I5100_RECMEMB, &dw2);
Arthur Jones's avatar
Arthur Jones committed
512 513
		cas = i5100_recmemb_cas(dw2);
		ras = i5100_recmemb_ras(dw2);
514 515 516 517 518 519 520 521

		/* FIXME:  not really sure if this is what merr is...
		 */
		if (!merr)
			msg = i5100_err_msg(ferr);
		else
			msg = i5100_err_msg(nerr);

522
		i5100_handle_ce(mci, chan, bank, rank, syndrome, cas, ras, msg);
523 524
	}

Arthur Jones's avatar
Arthur Jones committed
525
	if (i5100_validlog_nrecmemvalid(dw)) {
526 527 528
		const char *msg;

		pci_read_config_dword(pdev, I5100_NRECMEMA, &dw2);
Arthur Jones's avatar
Arthur Jones committed
529 530 531
		merr = i5100_nrecmema_merr(dw2);
		bank = i5100_nrecmema_bank(dw2);
		rank = i5100_nrecmema_rank(dw2);
532 533

		pci_read_config_dword(pdev, I5100_NRECMEMB, &dw2);
Arthur Jones's avatar
Arthur Jones committed
534 535
		cas = i5100_nrecmemb_cas(dw2);
		ras = i5100_nrecmemb_ras(dw2);
536 537 538 539 540 541 542 543

		/* FIXME:  not really sure if this is what merr is...
		 */
		if (!merr)
			msg = i5100_err_msg(ferr);
		else
			msg = i5100_err_msg(nerr);

544
		i5100_handle_ue(mci, chan, bank, rank, syndrome, cas, ras, msg);
545 546 547 548 549 550 551 552
	}

	pci_write_config_dword(pdev, I5100_VALIDLOG, dw);
}

static void i5100_check_error(struct mem_ctl_info *mci)
{
	struct i5100_priv *priv = mci->pvt_info;
553
	u32 dw, dw2;
554 555

	pci_read_config_dword(priv->mc, I5100_FERR_NF_MEM, &dw);
Arthur Jones's avatar
Arthur Jones committed
556
	if (i5100_ferr_nf_mem_any(dw)) {
557 558 559

		pci_read_config_dword(priv->mc, I5100_NERR_NF_MEM, &dw2);

Arthur Jones's avatar
Arthur Jones committed
560 561 562
		i5100_read_log(mci, i5100_ferr_nf_mem_chan_indx(dw),
			       i5100_ferr_nf_mem_any(dw),
			       i5100_nerr_nf_mem_any(dw2));
563 564

		pci_write_config_dword(priv->mc, I5100_NERR_NF_MEM, dw2);
565
	}
566
	pci_write_config_dword(priv->mc, I5100_FERR_NF_MEM, dw);
567 568
}

Nils Carlson's avatar
Nils Carlson committed
569 570 571 572 573 574 575 576
/* The i5100 chipset will scrub the entire memory once, then
 * set a done bit. Continuous scrubbing is achieved by enqueing
 * delayed work to a workqueue, checking every few minutes if
 * the scrubbing has completed and if so reinitiating it.
 */

static void i5100_refresh_scrubbing(struct work_struct *work)
{
577
	struct delayed_work *i5100_scrubbing = to_delayed_work(work);
Nils Carlson's avatar
Nils Carlson committed
578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601
	struct i5100_priv *priv = container_of(i5100_scrubbing,
					       struct i5100_priv,
					       i5100_scrubbing);
	u32 dw;

	pci_read_config_dword(priv->mc, I5100_MC, &dw);

	if (priv->scrub_enable) {

		pci_read_config_dword(priv->mc, I5100_MC, &dw);

		if (i5100_mc_scrbdone(dw)) {
			dw |= I5100_MC_SCRBEN_MASK;
			pci_write_config_dword(priv->mc, I5100_MC, dw);
			pci_read_config_dword(priv->mc, I5100_MC, &dw);
		}

		schedule_delayed_work(&(priv->i5100_scrubbing),
				      I5100_SCRUB_REFRESH_RATE);
	}
}
/*
 * The bandwidth is based on experimentation, feel free to refine it.
 */
602
static int i5100_set_scrub_rate(struct mem_ctl_info *mci, u32 bandwidth)
Nils Carlson's avatar
Nils Carlson committed
603 604 605 606 607
{
	struct i5100_priv *priv = mci->pvt_info;
	u32 dw;

	pci_read_config_dword(priv->mc, I5100_MC, &dw);
608
	if (bandwidth) {
Nils Carlson's avatar
Nils Carlson committed
609 610 611 612 613 614 615 616 617 618 619 620 621
		priv->scrub_enable = 1;
		dw |= I5100_MC_SCRBEN_MASK;
		schedule_delayed_work(&(priv->i5100_scrubbing),
				      I5100_SCRUB_REFRESH_RATE);
	} else {
		priv->scrub_enable = 0;
		dw &= ~I5100_MC_SCRBEN_MASK;
		cancel_delayed_work(&(priv->i5100_scrubbing));
	}
	pci_write_config_dword(priv->mc, I5100_MC, dw);

	pci_read_config_dword(priv->mc, I5100_MC, &dw);

622
	bandwidth = 5900000 * i5100_mc_scrben(dw);
Nils Carlson's avatar
Nils Carlson committed
623

624
	return bandwidth;
Nils Carlson's avatar
Nils Carlson committed
625 626
}

627
static int i5100_get_scrub_rate(struct mem_ctl_info *mci)
Nils Carlson's avatar
Nils Carlson committed
628 629 630 631 632 633
{
	struct i5100_priv *priv = mci->pvt_info;
	u32 dw;

	pci_read_config_dword(priv->mc, I5100_MC, &dw);

634
	return 5900000 * i5100_mc_scrben(dw);
Nils Carlson's avatar
Nils Carlson committed
635 636
}

637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655
static struct pci_dev *pci_get_device_func(unsigned vendor,
					   unsigned device,
					   unsigned func)
{
	struct pci_dev *ret = NULL;

	while (1) {
		ret = pci_get_device(vendor, device, ret);

		if (!ret)
			break;

		if (PCI_FUNC(ret->devfn) == func)
			break;
	}

	return ret;
}

656
static unsigned long i5100_npages(struct mem_ctl_info *mci, int csrow)
657 658
{
	struct i5100_priv *priv = mci->pvt_info;
659 660
	const unsigned chan_rank = i5100_csrow_to_rank(mci, csrow);
	const unsigned chan = i5100_csrow_to_chan(mci, csrow);
661 662 663
	unsigned addr_lines;

	/* dimm present? */
664
	if (!priv->mtr[chan][chan_rank].present)
665 666 667 668
		return 0ULL;

	addr_lines =
		I5100_DIMM_ADDR_LINES +
669 670 671
		priv->mtr[chan][chan_rank].numcol +
		priv->mtr[chan][chan_rank].numrow +
		priv->mtr[chan][chan_rank].numbank;
672 673 674 675 676

	return (unsigned long)
		((unsigned long long) (1ULL << addr_lines) / PAGE_SIZE);
}

677
static void i5100_init_mtr(struct mem_ctl_info *mci)
678 679 680 681 682
{
	struct i5100_priv *priv = mci->pvt_info;
	struct pci_dev *mms[2] = { priv->ch0mm, priv->ch1mm };
	int i;

683
	for (i = 0; i < I5100_CHANNELS; i++) {
684 685 686
		int j;
		struct pci_dev *pdev = mms[i];

687
		for (j = 0; j < I5100_MAX_RANKS_PER_CHAN; j++) {
688 689 690 691 692 693 694
			const unsigned addr =
				(j < 4) ? I5100_MTR_0 + j * 2 :
					  I5100_MTR_4 + (j - 4) * 2;
			u16 w;

			pci_read_config_word(pdev, addr, &w);

Arthur Jones's avatar
Arthur Jones committed
695 696 697 698 699 700
			priv->mtr[i][j].present = i5100_mtr_present(w);
			priv->mtr[i][j].ethrottle = i5100_mtr_ethrottle(w);
			priv->mtr[i][j].width = 4 + 4 * i5100_mtr_width(w);
			priv->mtr[i][j].numbank = 2 + i5100_mtr_numbank(w);
			priv->mtr[i][j].numrow = 13 + i5100_mtr_numrow(w);
			priv->mtr[i][j].numcol = 10 + i5100_mtr_numcol(w);
701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716
		}
	}
}

/*
 * FIXME: make this into a real i2c adapter (so that dimm-decode
 * will work)?
 */
static int i5100_read_spd_byte(const struct mem_ctl_info *mci,
			       u8 ch, u8 slot, u8 addr, u8 *byte)
{
	struct i5100_priv *priv = mci->pvt_info;
	u16 w;
	unsigned long et;

	pci_read_config_word(priv->mc, I5100_SPDDATA, &w);
Arthur Jones's avatar
Arthur Jones committed
717
	if (i5100_spddata_busy(w))
718 719
		return -1;

Arthur Jones's avatar
Arthur Jones committed
720 721 722
	pci_write_config_dword(priv->mc, I5100_SPDCMD,
			       i5100_spdcmd_create(0xa, 1, ch * 4 + slot, addr,
						   0, 0));
723 724 725 726 727 728

	/* wait up to 100ms */
	et = jiffies + HZ / 10;
	udelay(100);
	while (1) {
		pci_read_config_word(priv->mc, I5100_SPDDATA, &w);
Arthur Jones's avatar
Arthur Jones committed
729
		if (!i5100_spddata_busy(w))
730 731 732 733
			break;
		udelay(100);
	}

Arthur Jones's avatar
Arthur Jones committed
734
	if (!i5100_spddata_rdo(w) || i5100_spddata_sbe(w))
735 736
		return -1;

Arthur Jones's avatar
Arthur Jones committed
737
	*byte = i5100_spddata_data(w);
738 739 740 741 742 743 744 745 746 747 748

	return 0;
}

/*
 * fill dimm chip select map
 *
 * FIXME:
 *   o not the only way to may chip selects to dimm slots
 *   o investigate if there is some way to obtain this map from the bios
 */
749
static void i5100_init_dimm_csmap(struct mem_ctl_info *mci)
750 751 752 753
{
	struct i5100_priv *priv = mci->pvt_info;
	int i;

754
	for (i = 0; i < I5100_MAX_DIMM_SLOTS_PER_CHAN; i++) {
755 756 757 758 759 760 761
		int j;

		for (j = 0; j < I5100_MAX_RANKS_PER_DIMM; j++)
			priv->dimm_csmap[i][j] = -1; /* default NC */
	}

	/* only 2 chip selects per slot... */
762 763 764 765 766 767 768 769 770 771 772 773 774 775 776
	if (priv->ranksperchan == 4) {
		priv->dimm_csmap[0][0] = 0;
		priv->dimm_csmap[0][1] = 3;
		priv->dimm_csmap[1][0] = 1;
		priv->dimm_csmap[1][1] = 2;
		priv->dimm_csmap[2][0] = 2;
		priv->dimm_csmap[3][0] = 3;
	} else {
		priv->dimm_csmap[0][0] = 0;
		priv->dimm_csmap[0][1] = 1;
		priv->dimm_csmap[1][0] = 2;
		priv->dimm_csmap[1][1] = 3;
		priv->dimm_csmap[2][0] = 4;
		priv->dimm_csmap[2][1] = 5;
	}
777 778
}

779 780
static void i5100_init_dimm_layout(struct pci_dev *pdev,
				   struct mem_ctl_info *mci)
781 782 783 784
{
	struct i5100_priv *priv = mci->pvt_info;
	int i;

785
	for (i = 0; i < I5100_CHANNELS; i++) {
786 787
		int j;

788
		for (j = 0; j < I5100_MAX_DIMM_SLOTS_PER_CHAN; j++) {
789 790 791 792 793 794 795 796 797 798 799 800
			u8 rank;

			if (i5100_read_spd_byte(mci, i, j, 5, &rank) < 0)
				priv->dimm_numrank[i][j] = 0;
			else
				priv->dimm_numrank[i][j] = (rank & 3) + 1;
		}
	}

	i5100_init_dimm_csmap(mci);
}

801 802
static void i5100_init_interleaving(struct pci_dev *pdev,
				    struct mem_ctl_info *mci)
803 804 805 806 807 808 809 810
{
	u16 w;
	u32 dw;
	struct i5100_priv *priv = mci->pvt_info;
	struct pci_dev *mms[2] = { priv->ch0mm, priv->ch1mm };
	int i;

	pci_read_config_word(pdev, I5100_TOLM, &w);
Arthur Jones's avatar
Arthur Jones committed
811
	priv->tolm = (u64) i5100_tolm_tolm(w) * 256 * 1024 * 1024;
812 813

	pci_read_config_word(pdev, I5100_MIR0, &w);
Arthur Jones's avatar
Arthur Jones committed
814 815 816
	priv->mir[0].limit = (u64) i5100_mir_limit(w) << 28;
	priv->mir[0].way[1] = i5100_mir_way1(w);
	priv->mir[0].way[0] = i5100_mir_way0(w);
817 818

	pci_read_config_word(pdev, I5100_MIR1, &w);
Arthur Jones's avatar
Arthur Jones committed
819 820 821
	priv->mir[1].limit = (u64) i5100_mir_limit(w) << 28;
	priv->mir[1].way[1] = i5100_mir_way1(w);
	priv->mir[1].way[0] = i5100_mir_way0(w);
822 823 824 825 826 827

	pci_read_config_word(pdev, I5100_AMIR_0, &w);
	priv->amir[0] = w;
	pci_read_config_word(pdev, I5100_AMIR_1, &w);
	priv->amir[1] = w;

828
	for (i = 0; i < I5100_CHANNELS; i++) {
829 830 831 832 833 834 835 836
		int j;

		for (j = 0; j < 5; j++) {
			int k;

			pci_read_config_dword(mms[i], I5100_DMIR + j * 4, &dw);

			priv->dmir[i][j].limit =
Arthur Jones's avatar
Arthur Jones committed
837
				(u64) i5100_dmir_limit(dw) << 28;
838 839
			for (k = 0; k < I5100_MAX_RANKS_PER_DIMM; k++)
				priv->dmir[i][j].rank[k] =
Arthur Jones's avatar
Arthur Jones committed
840
					i5100_dmir_rank(dw, k);
841 842 843 844 845 846
		}
	}

	i5100_init_mtr(mci);
}

847
static void i5100_init_csrows(struct mem_ctl_info *mci)
848 849 850 851
{
	int i;
	struct i5100_priv *priv = mci->pvt_info;

852 853
	for (i = 0; i < mci->tot_dimms; i++) {
		struct dimm_info *dimm;
854
		const unsigned long npages = i5100_npages(mci, i);
855
		const unsigned chan = i5100_csrow_to_chan(mci, i);
856 857 858 859 860
		const unsigned rank = i5100_csrow_to_rank(mci, i);

		if (!npages)
			continue;

861 862
		dimm = EDAC_DIMM_PTR(mci->layers, mci->dimms, mci->n_layers,
			       chan, rank, 0);
863

864
		dimm->nr_pages = npages;
865 866 867 868 869 870 871
		dimm->grain = 32;
		dimm->dtype = (priv->mtr[chan][rank].width == 4) ?
				DEV_X4 : DEV_X8;
		dimm->mtype = MEM_RDDR2;
		dimm->edac_mode = EDAC_SECDED;
		snprintf(dimm->label, sizeof(dimm->label), "DIMM%u",
			 i5100_rank_to_slot(mci, chan, rank));
872

873 874
		edac_dbg(2, "dimm channel %d, rank %d, size %ld\n",
			 chan, rank, (long)PAGES_TO_MiB(npages));
875 876 877
	}
}

878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941
/****************************************************************************
 *                       Error injection routines
 ****************************************************************************/

static void i5100_do_inject(struct mem_ctl_info *mci)
{
	struct i5100_priv *priv = mci->pvt_info;
	u32 mask0;
	u16 mask1;

	/* MEM[1:0]EINJMSK0
	 * 31    - ADDRMATCHEN
	 * 29:28 - HLINESEL
	 *         00 Reserved
	 *         01 Lower half of cache line
	 *         10 Upper half of cache line
	 *         11 Both upper and lower parts of cache line
	 * 27    - EINJEN
	 * 25:19 - XORMASK1 for deviceptr1
	 * 9:5   - SEC2RAM for deviceptr2
	 * 4:0   - FIR2RAM for deviceptr1
	 */
	mask0 = ((priv->inject_hlinesel & 0x3) << 28) |
		I5100_MEMXEINJMSK0_EINJEN |
		((priv->inject_eccmask1 & 0xffff) << 10) |
		((priv->inject_deviceptr2 & 0x1f) << 5) |
		(priv->inject_deviceptr1 & 0x1f);

	/* MEM[1:0]EINJMSK1
	 * 15:0  - XORMASK2 for deviceptr2
	 */
	mask1 = priv->inject_eccmask2;

	if (priv->inject_channel == 0) {
		pci_write_config_dword(priv->mc, I5100_MEM0EINJMSK0, mask0);
		pci_write_config_word(priv->mc, I5100_MEM0EINJMSK1, mask1);
	} else {
		pci_write_config_dword(priv->mc, I5100_MEM1EINJMSK0, mask0);
		pci_write_config_word(priv->mc, I5100_MEM1EINJMSK1, mask1);
	}

	/* Error Injection Response Function
	 * Intel 5100 Memory Controller Hub Chipset (318378) datasheet
	 * hints about this register but carry no data about them. All
	 * data regarding device 19 is based on experimentation and the
	 * Intel 7300 Chipset Memory Controller Hub (318082) datasheet
	 * which appears to be accurate for the i5100 in this area.
	 *
	 * The injection code don't work without setting this register.
	 * The register needs to be flipped off then on else the hardware
	 * will only preform the first injection.
	 *
	 * Stop condition bits 7:4
	 * 1010 - Stop after one injection
	 * 1011 - Never stop injecting faults
	 *
	 * Start condition bits 3:0
	 * 1010 - Never start
	 * 1011 - Start immediately
	 */
	pci_write_config_byte(priv->einj, I5100_DINJ0, 0xaa);
	pci_write_config_byte(priv->einj, I5100_DINJ0, 0xab);
}

942 943 944 945 946 947 948 949 950 951 952 953 954
#define to_mci(k) container_of(k, struct mem_ctl_info, dev)
static ssize_t inject_enable_write(struct file *file, const char __user *data,
		size_t count, loff_t *ppos)
{
	struct device *dev = file->private_data;
	struct mem_ctl_info *mci = to_mci(dev);

	i5100_do_inject(mci);

	return count;
}

static const struct file_operations i5100_inject_enable_fops = {
955
	.open = simple_open,
956 957 958 959 960 961 962 963 964 965 966
	.write = inject_enable_write,
	.llseek = generic_file_llseek,
};

static int i5100_setup_debugfs(struct mem_ctl_info *mci)
{
	struct i5100_priv *priv = mci->pvt_info;

	if (!i5100_debugfs)
		return -ENODEV;

967
	priv->debugfs = edac_debugfs_create_dir_at(mci->bus->name, i5100_debugfs);
968 969 970 971

	if (!priv->debugfs)
		return -ENOMEM;

972 973 974 975 976 977 978 979 980 981 982 983 984 985
	edac_debugfs_create_x8("inject_channel", S_IRUGO | S_IWUSR, priv->debugfs,
				&priv->inject_channel);
	edac_debugfs_create_x8("inject_hlinesel", S_IRUGO | S_IWUSR, priv->debugfs,
				&priv->inject_hlinesel);
	edac_debugfs_create_x8("inject_deviceptr1", S_IRUGO | S_IWUSR, priv->debugfs,
				&priv->inject_deviceptr1);
	edac_debugfs_create_x8("inject_deviceptr2", S_IRUGO | S_IWUSR, priv->debugfs,
				&priv->inject_deviceptr2);
	edac_debugfs_create_x16("inject_eccmask1", S_IRUGO | S_IWUSR, priv->debugfs,
				&priv->inject_eccmask1);
	edac_debugfs_create_x16("inject_eccmask2", S_IRUGO | S_IWUSR, priv->debugfs,
				&priv->inject_eccmask2);
	edac_debugfs_create_file("inject_enable", S_IWUSR, priv->debugfs,
				&mci->dev, &i5100_inject_enable_fops);
986 987 988 989 990

	return 0;

}

991
static int i5100_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
992 993 994
{
	int rc;
	struct mem_ctl_info *mci;
995
	struct edac_mc_layer layers[2];
996
	struct i5100_priv *priv;
997
	struct pci_dev *ch0mm, *ch1mm, *einj;
998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010
	int ret = 0;
	u32 dw;
	int ranksperch;

	if (PCI_FUNC(pdev->devfn) != 1)
		return -ENODEV;

	rc = pci_enable_device(pdev);
	if (rc < 0) {
		ret = rc;
		goto bail;
	}

1011 1012
	/* ECC enabled? */
	pci_read_config_dword(pdev, I5100_MC, &dw);
Arthur Jones's avatar
Arthur Jones committed
1013
	if (!i5100_mc_errdeten(dw)) {
1014 1015
		printk(KERN_INFO "i5100_edac: ECC not enabled.\n");
		ret = -ENODEV;
Arthur Jones's avatar
Arthur Jones committed
1016
		goto bail_pdev;
1017 1018
	}

1019 1020 1021 1022
	/* figure out how many ranks, from strapped state of 48GB_Mode input */
	pci_read_config_dword(pdev, I5100_MS, &dw);
	ranksperch = !!(dw & (1 << 8)) * 2 + 4;

1023 1024 1025 1026 1027
	/* enable error reporting... */
	pci_read_config_dword(pdev, I5100_EMASK_MEM, &dw);
	dw &= ~I5100_FERR_NF_MEM_ANY_MASK;
	pci_write_config_dword(pdev, I5100_EMASK_MEM, dw);

1028 1029 1030
	/* device 21, func 0, Channel 0 Memory Map, Error Flag/Mask, etc... */
	ch0mm = pci_get_device_func(PCI_VENDOR_ID_INTEL,
				    PCI_DEVICE_ID_INTEL_5100_21, 0);
Arthur Jones's avatar
Arthur Jones committed
1031 1032 1033 1034
	if (!ch0mm) {
		ret = -ENODEV;
		goto bail_pdev;
	}
1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046

	rc = pci_enable_device(ch0mm);
	if (rc < 0) {
		ret = rc;
		goto bail_ch0;
	}

	/* device 22, func 0, Channel 1 Memory Map, Error Flag/Mask, etc... */
	ch1mm = pci_get_device_func(PCI_VENDOR_ID_INTEL,
				    PCI_DEVICE_ID_INTEL_5100_22, 0);
	if (!ch1mm) {
		ret = -ENODEV;
Arthur Jones's avatar
Arthur Jones committed
1047
		goto bail_disable_ch0;
1048 1049 1050 1051 1052 1053 1054 1055
	}

	rc = pci_enable_device(ch1mm);
	if (rc < 0) {
		ret = rc;
		goto bail_ch1;
	}

1056 1057 1058 1059 1060 1061
	layers[0].type = EDAC_MC_LAYER_CHANNEL;
	layers[0].size = 2;
	layers[0].is_virt_csrow = false;
	layers[1].type = EDAC_MC_LAYER_SLOT;
	layers[1].size = ranksperch;
	layers[1].is_virt_csrow = true;
1062
	mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers,
1063
			    sizeof(*priv));
1064 1065
	if (!mci) {
		ret = -ENOMEM;
Arthur Jones's avatar
Arthur Jones committed
1066
		goto bail_disable_ch1;
1067 1068
	}

1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084

	/* device 19, func 0, Error injection */
	einj = pci_get_device_func(PCI_VENDOR_ID_INTEL,
				    PCI_DEVICE_ID_INTEL_5100_19, 0);
	if (!einj) {
		ret = -ENODEV;
		goto bail_einj;
	}

	rc = pci_enable_device(einj);
	if (rc < 0) {
		ret = rc;
		goto bail_disable_einj;
	}


1085
	mci->pdev = &pdev->dev;
1086 1087

	priv = mci->pvt_info;
1088
	priv->ranksperchan = ranksperch;
1089 1090 1091
	priv->mc = pdev;
	priv->ch0mm = ch0mm;
	priv->ch1mm = ch1mm;
1092
	priv->einj = einj;
1093

Nils Carlson's avatar
Nils Carlson committed
1094 1095 1096 1097 1098 1099 1100 1101 1102 1103
	INIT_DELAYED_WORK(&(priv->i5100_scrubbing), i5100_refresh_scrubbing);

	/* If scrubbing was already enabled by the bios, start maintaining it */
	pci_read_config_dword(pdev, I5100_MC, &dw);
	if (i5100_mc_scrben(dw)) {
		priv->scrub_enable = 1;
		schedule_delayed_work(&(priv->i5100_scrubbing),
				      I5100_SCRUB_REFRESH_RATE);
	}

1104 1105 1106 1107 1108 1109 1110 1111 1112
	i5100_init_dimm_layout(pdev, mci);
	i5100_init_interleaving(pdev, mci);

	mci->mtype_cap = MEM_FLAG_FB_DDR2;
	mci->edac_ctl_cap = EDAC_FLAG_SECDED;
	mci->edac_cap = EDAC_FLAG_SECDED;
	mci->mod_name = "i5100_edac.c";
	mci->ctl_name = "i5100";
	mci->dev_name = pci_name(pdev);
Arthur Jones's avatar
Arthur Jones committed
1113
	mci->ctl_page_to_phys = NULL;
1114 1115

	mci->edac_check = i5100_check_error;
Nils Carlson's avatar
Nils Carlson committed
1116 1117
	mci->set_sdram_scrub_rate = i5100_set_scrub_rate;
	mci->get_sdram_scrub_rate = i5100_get_scrub_rate;
1118

1119 1120 1121 1122 1123 1124 1125
	priv->inject_channel = 0;
	priv->inject_hlinesel = 0;
	priv->inject_deviceptr1 = 0;
	priv->inject_deviceptr2 = 0;
	priv->inject_eccmask1 = 0;
	priv->inject_eccmask2 = 0;

1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139
	i5100_init_csrows(mci);

	/* this strange construction seems to be in every driver, dunno why */
	switch (edac_op_state) {
	case EDAC_OPSTATE_POLL:
	case EDAC_OPSTATE_NMI:
		break;
	default:
		edac_op_state = EDAC_OPSTATE_POLL;
		break;
	}

	if (edac_mc_add_mc(mci)) {
		ret = -ENODEV;
Nils Carlson's avatar
Nils Carlson committed
1140
		goto bail_scrub;
1141 1142
	}

1143 1144
	i5100_setup_debugfs(mci);

Arthur Jones's avatar
Arthur Jones committed
1145
	return ret;
1146

Nils Carlson's avatar
Nils Carlson committed
1147 1148 1149
bail_scrub:
	priv->scrub_enable = 0;
	cancel_delayed_work_sync(&(priv->i5100_scrubbing));
1150 1151
	edac_mc_free(mci);

1152 1153 1154 1155 1156 1157
bail_disable_einj:
	pci_disable_device(einj);

bail_einj:
	pci_dev_put(einj);

Arthur Jones's avatar
Arthur Jones committed
1158 1159 1160
bail_disable_ch1:
	pci_disable_device(ch1mm);

1161 1162 1163
bail_ch1:
	pci_dev_put(ch1mm);

Arthur Jones's avatar
Arthur Jones committed
1164 1165 1166
bail_disable_ch0:
	pci_disable_device(ch0mm);

1167 1168 1169
bail_ch0:
	pci_dev_put(ch0mm);

Arthur Jones's avatar
Arthur Jones committed
1170 1171 1172
bail_pdev:
	pci_disable_device(pdev);

1173 1174 1175 1176
bail:
	return ret;
}

1177
static void i5100_remove_one(struct pci_dev *pdev)
1178 1179 1180 1181 1182 1183 1184 1185 1186 1187
{
	struct mem_ctl_info *mci;
	struct i5100_priv *priv;

	mci = edac_mc_del_mc(&pdev->dev);

	if (!mci)
		return;

	priv = mci->pvt_info;
Nils Carlson's avatar
Nils Carlson committed
1188

1189
	edac_debugfs_remove_recursive(priv->debugfs);
1190

Nils Carlson's avatar
Nils Carlson committed
1191 1192 1193
	priv->scrub_enable = 0;
	cancel_delayed_work_sync(&(priv->i5100_scrubbing));

Arthur Jones's avatar
Arthur Jones committed
1194 1195 1196
	pci_disable_device(pdev);
	pci_disable_device(priv->ch0mm);
	pci_disable_device(priv->ch1mm);
1197
	pci_disable_device(priv->einj);
1198 1199
	pci_dev_put(priv->ch0mm);
	pci_dev_put(priv->ch1mm);
1200
	pci_dev_put(priv->einj);
1201 1202 1203 1204

	edac_mc_free(mci);
}

1205
static const struct pci_device_id i5100_pci_tbl[] = {
1206 1207 1208 1209 1210 1211 1212 1213 1214
	/* Device 16, Function 0, Channel 0 Memory Map, Error Flag/Mask, ... */
	{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_5100_16) },
	{ 0, }
};
MODULE_DEVICE_TABLE(pci, i5100_pci_tbl);

static struct pci_driver i5100_driver = {
	.name = KBUILD_BASENAME,
	.probe = i5100_init_one,
1215
	.remove = i5100_remove_one,
1216 1217 1218 1219 1220 1221 1222
	.id_table = i5100_pci_tbl,
};

static int __init i5100_init(void)
{
	int pci_rc;

1223
	i5100_debugfs = edac_debugfs_create_dir_at("i5100_edac", NULL);
1224

1225
	pci_rc = pci_register_driver(&i5100_driver);
1226 1227 1228 1229 1230
	return (pci_rc < 0) ? pci_rc : 0;
}

static void __exit i5100_exit(void)
{
1231
	edac_debugfs_remove(i5100_debugfs);
1232

1233 1234 1235 1236 1237 1238 1239 1240 1241 1242
	pci_unregister_driver(&i5100_driver);
}

module_init(i5100_init);
module_exit(i5100_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR
    ("Arthur Jones <ajones@riverbed.com>");
MODULE_DESCRIPTION("MC Driver for Intel I5100 memory controllers");