apll.c 9.47 KB
Newer Older
J Keerthy's avatar
J Keerthy committed
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/*
 * OMAP APLL clock support
 *
 * Copyright (C) 2013 Texas Instruments, Inc.
 *
 * J Keerthy <j-keerthy@ti.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

Stephen Boyd's avatar
Stephen Boyd committed
18
#include <linux/clk.h>
J Keerthy's avatar
J Keerthy committed
19 20 21 22 23 24 25 26 27 28 29 30
#include <linux/clk-provider.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/io.h>
#include <linux/err.h>
#include <linux/string.h>
#include <linux/log2.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/clk/ti.h>
#include <linux/delay.h>

31 32
#include "clock.h"

J Keerthy's avatar
J Keerthy committed
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52
#define APLL_FORCE_LOCK 0x1
#define APLL_AUTO_IDLE	0x2
#define MAX_APLL_WAIT_TRIES		1000000

#undef pr_fmt
#define pr_fmt(fmt) "%s: " fmt, __func__

static int dra7_apll_enable(struct clk_hw *hw)
{
	struct clk_hw_omap *clk = to_clk_hw_omap(hw);
	int r = 0, i = 0;
	struct dpll_data *ad;
	const char *clk_name;
	u8 state = 1;
	u32 v;

	ad = clk->dpll_data;
	if (!ad)
		return -EINVAL;

53
	clk_name = clk_hw_get_name(&clk->hw);
J Keerthy's avatar
J Keerthy committed
54 55 56 57

	state <<= __ffs(ad->idlest_mask);

	/* Check is already locked */
58
	v = ti_clk_ll_ops->clk_readl(&ad->idlest_reg);
J Keerthy's avatar
J Keerthy committed
59 60 61 62

	if ((v & ad->idlest_mask) == state)
		return r;

63
	v = ti_clk_ll_ops->clk_readl(&ad->control_reg);
J Keerthy's avatar
J Keerthy committed
64 65
	v &= ~ad->enable_mask;
	v |= APLL_FORCE_LOCK << __ffs(ad->enable_mask);
66
	ti_clk_ll_ops->clk_writel(v, &ad->control_reg);
J Keerthy's avatar
J Keerthy committed
67 68 69 70

	state <<= __ffs(ad->idlest_mask);

	while (1) {
71
		v = ti_clk_ll_ops->clk_readl(&ad->idlest_reg);
J Keerthy's avatar
J Keerthy committed
72 73 74 75 76 77 78 79 80 81 82
		if ((v & ad->idlest_mask) == state)
			break;
		if (i > MAX_APLL_WAIT_TRIES)
			break;
		i++;
		udelay(1);
	}

	if (i == MAX_APLL_WAIT_TRIES) {
		pr_warn("clock: %s failed transition to '%s'\n",
			clk_name, (state) ? "locked" : "bypassed");
83 84
		r = -EBUSY;
	} else
J Keerthy's avatar
J Keerthy committed
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101
		pr_debug("clock: %s transition to '%s' in %d loops\n",
			 clk_name, (state) ? "locked" : "bypassed", i);

	return r;
}

static void dra7_apll_disable(struct clk_hw *hw)
{
	struct clk_hw_omap *clk = to_clk_hw_omap(hw);
	struct dpll_data *ad;
	u8 state = 1;
	u32 v;

	ad = clk->dpll_data;

	state <<= __ffs(ad->idlest_mask);

102
	v = ti_clk_ll_ops->clk_readl(&ad->control_reg);
J Keerthy's avatar
J Keerthy committed
103 104
	v &= ~ad->enable_mask;
	v |= APLL_AUTO_IDLE << __ffs(ad->enable_mask);
105
	ti_clk_ll_ops->clk_writel(v, &ad->control_reg);
J Keerthy's avatar
J Keerthy committed
106 107 108 109 110 111 112 113 114 115
}

static int dra7_apll_is_enabled(struct clk_hw *hw)
{
	struct clk_hw_omap *clk = to_clk_hw_omap(hw);
	struct dpll_data *ad;
	u32 v;

	ad = clk->dpll_data;

116
	v = ti_clk_ll_ops->clk_readl(&ad->control_reg);
J Keerthy's avatar
J Keerthy committed
117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135
	v &= ad->enable_mask;

	v >>= __ffs(ad->enable_mask);

	return v == APLL_AUTO_IDLE ? 0 : 1;
}

static u8 dra7_init_apll_parent(struct clk_hw *hw)
{
	return 0;
}

static const struct clk_ops apll_ck_ops = {
	.enable		= &dra7_apll_enable,
	.disable	= &dra7_apll_disable,
	.is_enabled	= &dra7_apll_is_enabled,
	.get_parent	= &dra7_init_apll_parent,
};

136
static void __init omap_clk_register_apll(void *user,
J Keerthy's avatar
J Keerthy committed
137 138
					  struct device_node *node)
{
139
	struct clk_hw *hw = user;
J Keerthy's avatar
J Keerthy committed
140 141 142 143
	struct clk_hw_omap *clk_hw = to_clk_hw_omap(hw);
	struct dpll_data *ad = clk_hw->dpll_data;
	struct clk *clk;

144 145
	clk = of_clk_get(node, 0);
	if (IS_ERR(clk)) {
146 147
		pr_debug("clk-ref for %pOFn not ready, retry\n",
			 node);
148 149 150 151 152
		if (!ti_clk_retry_init(node, hw, omap_clk_register_apll))
			return;

		goto cleanup;
	}
J Keerthy's avatar
J Keerthy committed
153

154 155 156 157
	ad->clk_ref = __clk_get_hw(clk);

	clk = of_clk_get(node, 1);
	if (IS_ERR(clk)) {
158 159
		pr_debug("clk-bypass for %pOFn not ready, retry\n",
			 node);
J Keerthy's avatar
J Keerthy committed
160 161 162 163 164 165
		if (!ti_clk_retry_init(node, hw, omap_clk_register_apll))
			return;

		goto cleanup;
	}

166 167
	ad->clk_bypass = __clk_get_hw(clk);

168
	clk = ti_clk_register(NULL, &clk_hw->hw, node->name);
J Keerthy's avatar
J Keerthy committed
169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188
	if (!IS_ERR(clk)) {
		of_clk_add_provider(node, of_clk_src_simple_get, clk);
		kfree(clk_hw->hw.init->parent_names);
		kfree(clk_hw->hw.init);
		return;
	}

cleanup:
	kfree(clk_hw->dpll_data);
	kfree(clk_hw->hw.init->parent_names);
	kfree(clk_hw->hw.init);
	kfree(clk_hw);
}

static void __init of_dra7_apll_setup(struct device_node *node)
{
	struct dpll_data *ad = NULL;
	struct clk_hw_omap *clk_hw = NULL;
	struct clk_init_data *init = NULL;
	const char **parent_names = NULL;
189
	int ret;
J Keerthy's avatar
J Keerthy committed
190 191 192 193 194 195 196 197 198 199 200 201 202 203 204

	ad = kzalloc(sizeof(*ad), GFP_KERNEL);
	clk_hw = kzalloc(sizeof(*clk_hw), GFP_KERNEL);
	init = kzalloc(sizeof(*init), GFP_KERNEL);
	if (!ad || !clk_hw || !init)
		goto cleanup;

	clk_hw->dpll_data = ad;
	clk_hw->hw.init = init;

	init->name = node->name;
	init->ops = &apll_ck_ops;

	init->num_parents = of_clk_get_parent_count(node);
	if (init->num_parents < 1) {
205
		pr_err("dra7 apll %pOFn must have parent(s)\n", node);
J Keerthy's avatar
J Keerthy committed
206 207 208
		goto cleanup;
	}

Kees Cook's avatar
Kees Cook committed
209
	parent_names = kcalloc(init->num_parents, sizeof(char *), GFP_KERNEL);
J Keerthy's avatar
J Keerthy committed
210 211 212
	if (!parent_names)
		goto cleanup;

213
	of_clk_parent_fill(node, parent_names, init->num_parents);
J Keerthy's avatar
J Keerthy committed
214 215 216

	init->parent_names = parent_names;

217 218
	ret = ti_clk_get_reg_addr(node, 0, &ad->control_reg);
	ret |= ti_clk_get_reg_addr(node, 1, &ad->idlest_reg);
J Keerthy's avatar
J Keerthy committed
219

220
	if (ret)
J Keerthy's avatar
J Keerthy committed
221 222 223 224 225 226 227 228 229 230 231 232 233 234 235
		goto cleanup;

	ad->idlest_mask = 0x1;
	ad->enable_mask = 0x3;

	omap_clk_register_apll(&clk_hw->hw, node);
	return;

cleanup:
	kfree(parent_names);
	kfree(ad);
	kfree(clk_hw);
	kfree(init);
}
CLK_OF_DECLARE(dra7_apll_clock, "ti,dra7-apll-clock", of_dra7_apll_setup);
236 237 238 239 240 241 242 243 244 245

#define OMAP2_EN_APLL_LOCKED	0x3
#define OMAP2_EN_APLL_STOPPED	0x0

static int omap2_apll_is_enabled(struct clk_hw *hw)
{
	struct clk_hw_omap *clk = to_clk_hw_omap(hw);
	struct dpll_data *ad = clk->dpll_data;
	u32 v;

246
	v = ti_clk_ll_ops->clk_readl(&ad->control_reg);
247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271
	v &= ad->enable_mask;

	v >>= __ffs(ad->enable_mask);

	return v == OMAP2_EN_APLL_LOCKED ? 1 : 0;
}

static unsigned long omap2_apll_recalc(struct clk_hw *hw,
				       unsigned long parent_rate)
{
	struct clk_hw_omap *clk = to_clk_hw_omap(hw);

	if (omap2_apll_is_enabled(hw))
		return clk->fixed_rate;

	return 0;
}

static int omap2_apll_enable(struct clk_hw *hw)
{
	struct clk_hw_omap *clk = to_clk_hw_omap(hw);
	struct dpll_data *ad = clk->dpll_data;
	u32 v;
	int i = 0;

272
	v = ti_clk_ll_ops->clk_readl(&ad->control_reg);
273 274
	v &= ~ad->enable_mask;
	v |= OMAP2_EN_APLL_LOCKED << __ffs(ad->enable_mask);
275
	ti_clk_ll_ops->clk_writel(v, &ad->control_reg);
276 277

	while (1) {
278
		v = ti_clk_ll_ops->clk_readl(&ad->idlest_reg);
279 280 281 282 283 284 285 286 287 288
		if (v & ad->idlest_mask)
			break;
		if (i > MAX_APLL_WAIT_TRIES)
			break;
		i++;
		udelay(1);
	}

	if (i == MAX_APLL_WAIT_TRIES) {
		pr_warn("%s failed to transition to locked\n",
289
			clk_hw_get_name(&clk->hw));
290 291 292 293 294 295 296 297 298 299 300 301
		return -EBUSY;
	}

	return 0;
}

static void omap2_apll_disable(struct clk_hw *hw)
{
	struct clk_hw_omap *clk = to_clk_hw_omap(hw);
	struct dpll_data *ad = clk->dpll_data;
	u32 v;

302
	v = ti_clk_ll_ops->clk_readl(&ad->control_reg);
303 304
	v &= ~ad->enable_mask;
	v |= OMAP2_EN_APLL_STOPPED << __ffs(ad->enable_mask);
305
	ti_clk_ll_ops->clk_writel(v, &ad->control_reg);
306 307
}

Bhumika Goyal's avatar
Bhumika Goyal committed
308
static const struct clk_ops omap2_apll_ops = {
309 310 311 312 313 314 315 316 317 318 319
	.enable		= &omap2_apll_enable,
	.disable	= &omap2_apll_disable,
	.is_enabled	= &omap2_apll_is_enabled,
	.recalc_rate	= &omap2_apll_recalc,
};

static void omap2_apll_set_autoidle(struct clk_hw_omap *clk, u32 val)
{
	struct dpll_data *ad = clk->dpll_data;
	u32 v;

320
	v = ti_clk_ll_ops->clk_readl(&ad->autoidle_reg);
321 322
	v &= ~ad->autoidle_mask;
	v |= val << __ffs(ad->autoidle_mask);
323
	ti_clk_ll_ops->clk_writel(v, &ad->control_reg);
324 325 326 327 328 329 330 331 332 333 334 335 336 337 338
}

#define OMAP2_APLL_AUTOIDLE_LOW_POWER_STOP	0x3
#define OMAP2_APLL_AUTOIDLE_DISABLE		0x0

static void omap2_apll_allow_idle(struct clk_hw_omap *clk)
{
	omap2_apll_set_autoidle(clk, OMAP2_APLL_AUTOIDLE_LOW_POWER_STOP);
}

static void omap2_apll_deny_idle(struct clk_hw_omap *clk)
{
	omap2_apll_set_autoidle(clk, OMAP2_APLL_AUTOIDLE_DISABLE);
}

339
static const struct clk_hw_omap_ops omap2_apll_hwops = {
340 341 342 343 344 345 346 347 348 349 350 351
	.allow_idle	= &omap2_apll_allow_idle,
	.deny_idle	= &omap2_apll_deny_idle,
};

static void __init of_omap2_apll_setup(struct device_node *node)
{
	struct dpll_data *ad = NULL;
	struct clk_hw_omap *clk_hw = NULL;
	struct clk_init_data *init = NULL;
	struct clk *clk;
	const char *parent_name;
	u32 val;
352
	int ret;
353

354
	ad = kzalloc(sizeof(*ad), GFP_KERNEL);
355 356 357 358 359 360 361 362 363 364 365 366 367 368
	clk_hw = kzalloc(sizeof(*clk_hw), GFP_KERNEL);
	init = kzalloc(sizeof(*init), GFP_KERNEL);

	if (!ad || !clk_hw || !init)
		goto cleanup;

	clk_hw->dpll_data = ad;
	clk_hw->hw.init = init;
	init->ops = &omap2_apll_ops;
	init->name = node->name;
	clk_hw->ops = &omap2_apll_hwops;

	init->num_parents = of_clk_get_parent_count(node);
	if (init->num_parents != 1) {
369
		pr_err("%pOFn must have one parent\n", node);
370 371 372 373 374 375 376
		goto cleanup;
	}

	parent_name = of_clk_get_parent_name(node, 0);
	init->parent_names = &parent_name;

	if (of_property_read_u32(node, "ti,clock-frequency", &val)) {
377
		pr_err("%pOFn missing clock-frequency\n", node);
378 379 380 381 382
		goto cleanup;
	}
	clk_hw->fixed_rate = val;

	if (of_property_read_u32(node, "ti,bit-shift", &val)) {
383
		pr_err("%pOFn missing bit-shift\n", node);
384 385 386 387 388 389 390 391
		goto cleanup;
	}

	clk_hw->enable_bit = val;
	ad->enable_mask = 0x3 << val;
	ad->autoidle_mask = 0x3 << val;

	if (of_property_read_u32(node, "ti,idlest-shift", &val)) {
392
		pr_err("%pOFn missing idlest-shift\n", node);
393 394 395 396 397
		goto cleanup;
	}

	ad->idlest_mask = 1 << val;

398 399 400
	ret = ti_clk_get_reg_addr(node, 0, &ad->control_reg);
	ret |= ti_clk_get_reg_addr(node, 1, &ad->autoidle_reg);
	ret |= ti_clk_get_reg_addr(node, 2, &ad->idlest_reg);
401

402
	if (ret)
403 404 405 406 407 408 409 410 411 412 413 414 415 416 417
		goto cleanup;

	clk = clk_register(NULL, &clk_hw->hw);
	if (!IS_ERR(clk)) {
		of_clk_add_provider(node, of_clk_src_simple_get, clk);
		kfree(init);
		return;
	}
cleanup:
	kfree(ad);
	kfree(clk_hw);
	kfree(init);
}
CLK_OF_DECLARE(omap2_apll_clock, "ti,omap2-apll-clock",
	       of_omap2_apll_setup);