gpio.c 15.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
/*
 * arch/arm/plat-orion/gpio.c
 *
 * Marvell Orion SoC GPIO handling.
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

11 12
#define DEBUG

13 14
#include <linux/kernel.h>
#include <linux/init.h>
15
#include <linux/irq.h>
16
#include <linux/irqdomain.h>
17 18 19 20
#include <linux/module.h>
#include <linux/spinlock.h>
#include <linux/bitops.h>
#include <linux/io.h>
21
#include <linux/gpio.h>
22
#include <linux/leds.h>
23 24 25
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>
26
#include <plat/orion-gpio.h>
27

28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
/*
 * GPIO unit register offsets.
 */
#define GPIO_OUT_OFF		0x0000
#define GPIO_IO_CONF_OFF	0x0004
#define GPIO_BLINK_EN_OFF	0x0008
#define GPIO_IN_POL_OFF		0x000c
#define GPIO_DATA_IN_OFF	0x0010
#define GPIO_EDGE_CAUSE_OFF	0x0014
#define GPIO_EDGE_MASK_OFF	0x0018
#define GPIO_LEVEL_MASK_OFF	0x001c

struct orion_gpio_chip {
	struct gpio_chip	chip;
	spinlock_t		lock;
	void __iomem		*base;
	unsigned long		valid_input;
	unsigned long		valid_output;
	int			mask_offset;
	int			secondary_irq_base;
48
	struct irq_domain       *domain;
49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
};

static void __iomem *GPIO_OUT(struct orion_gpio_chip *ochip)
{
	return ochip->base + GPIO_OUT_OFF;
}

static void __iomem *GPIO_IO_CONF(struct orion_gpio_chip *ochip)
{
	return ochip->base + GPIO_IO_CONF_OFF;
}

static void __iomem *GPIO_BLINK_EN(struct orion_gpio_chip *ochip)
{
	return ochip->base + GPIO_BLINK_EN_OFF;
}

static void __iomem *GPIO_IN_POL(struct orion_gpio_chip *ochip)
{
	return ochip->base + GPIO_IN_POL_OFF;
}

static void __iomem *GPIO_DATA_IN(struct orion_gpio_chip *ochip)
{
	return ochip->base + GPIO_DATA_IN_OFF;
}

static void __iomem *GPIO_EDGE_CAUSE(struct orion_gpio_chip *ochip)
{
	return ochip->base + GPIO_EDGE_CAUSE_OFF;
}

static void __iomem *GPIO_EDGE_MASK(struct orion_gpio_chip *ochip)
{
	return ochip->base + ochip->mask_offset + GPIO_EDGE_MASK_OFF;
}

static void __iomem *GPIO_LEVEL_MASK(struct orion_gpio_chip *ochip)
{
	return ochip->base + ochip->mask_offset + GPIO_LEVEL_MASK_OFF;
}

91

92 93 94 95 96
static struct orion_gpio_chip orion_gpio_chips[2];
static int orion_gpio_chip_count;

static inline void
__set_direction(struct orion_gpio_chip *ochip, unsigned pin, int input)
97 98 99
{
	u32 u;

100
	u = readl(GPIO_IO_CONF(ochip));
101
	if (input)
102
		u |= 1 << pin;
103
	else
104 105
		u &= ~(1 << pin);
	writel(u, GPIO_IO_CONF(ochip));
106 107
}

108
static void __set_level(struct orion_gpio_chip *ochip, unsigned pin, int high)
109 110 111
{
	u32 u;

112
	u = readl(GPIO_OUT(ochip));
113
	if (high)
114
		u |= 1 << pin;
115
	else
116 117
		u &= ~(1 << pin);
	writel(u, GPIO_OUT(ochip));
118 119
}

120 121
static inline void
__set_blinking(struct orion_gpio_chip *ochip, unsigned pin, int blink)
122
{
123
	u32 u;
124

125
	u = readl(GPIO_BLINK_EN(ochip));
126
	if (blink)
127
		u |= 1 << pin;
128
	else
129 130
		u &= ~(1 << pin);
	writel(u, GPIO_BLINK_EN(ochip));
131
}
132

133 134
static inline int
orion_gpio_is_valid(struct orion_gpio_chip *ochip, unsigned pin, int mode)
135
{
136 137 138 139 140 141 142 143 144 145
	if (pin >= ochip->chip.ngpio)
		goto err_out;

	if ((mode & GPIO_INPUT_OK) && !test_bit(pin, &ochip->valid_input))
		goto err_out;

	if ((mode & GPIO_OUTPUT_OK) && !test_bit(pin, &ochip->valid_output))
		goto err_out;

	return 1;
146

147 148 149
err_out:
	pr_debug("%s: invalid GPIO %d\n", __func__, pin);
	return false;
150 151
}

152
/*
153
 * GPIO primitives.
154
 */
155 156 157 158 159 160 161 162 163 164 165 166
static int orion_gpio_request(struct gpio_chip *chip, unsigned pin)
{
	struct orion_gpio_chip *ochip =
		container_of(chip, struct orion_gpio_chip, chip);

	if (orion_gpio_is_valid(ochip, pin, GPIO_INPUT_OK) ||
	    orion_gpio_is_valid(ochip, pin, GPIO_OUTPUT_OK))
		return 0;

	return -EINVAL;
}

167
static int orion_gpio_direction_input(struct gpio_chip *chip, unsigned pin)
168
{
169 170
	struct orion_gpio_chip *ochip =
		container_of(chip, struct orion_gpio_chip, chip);
171 172
	unsigned long flags;

173
	if (!orion_gpio_is_valid(ochip, pin, GPIO_INPUT_OK))
174 175
		return -EINVAL;

176 177 178
	spin_lock_irqsave(&ochip->lock, flags);
	__set_direction(ochip, pin, 1);
	spin_unlock_irqrestore(&ochip->lock, flags);
179 180 181 182

	return 0;
}

183
static int orion_gpio_get(struct gpio_chip *chip, unsigned pin)
184
{
185 186
	struct orion_gpio_chip *ochip =
		container_of(chip, struct orion_gpio_chip, chip);
187 188
	int val;

189 190 191 192 193
	if (readl(GPIO_IO_CONF(ochip)) & (1 << pin)) {
		val = readl(GPIO_DATA_IN(ochip)) ^ readl(GPIO_IN_POL(ochip));
	} else {
		val = readl(GPIO_OUT(ochip));
	}
194

195
	return (val >> pin) & 1;
196 197
}

198 199
static int
orion_gpio_direction_output(struct gpio_chip *chip, unsigned pin, int value)
200
{
201 202
	struct orion_gpio_chip *ochip =
		container_of(chip, struct orion_gpio_chip, chip);
203
	unsigned long flags;
204

205
	if (!orion_gpio_is_valid(ochip, pin, GPIO_OUTPUT_OK))
206
		return -EINVAL;
207

208 209 210 211 212
	spin_lock_irqsave(&ochip->lock, flags);
	__set_blinking(ochip, pin, 0);
	__set_level(ochip, pin, value);
	__set_direction(ochip, pin, 0);
	spin_unlock_irqrestore(&ochip->lock, flags);
213 214

	return 0;
215 216
}

217
static void orion_gpio_set(struct gpio_chip *chip, unsigned pin, int value)
218
{
219 220
	struct orion_gpio_chip *ochip =
		container_of(chip, struct orion_gpio_chip, chip);
221 222
	unsigned long flags;

223 224 225
	spin_lock_irqsave(&ochip->lock, flags);
	__set_level(ochip, pin, value);
	spin_unlock_irqrestore(&ochip->lock, flags);
226 227
}

228
static int orion_gpio_to_irq(struct gpio_chip *chip, unsigned pin)
229
{
230 231
	struct orion_gpio_chip *ochip =
		container_of(chip, struct orion_gpio_chip, chip);
232

233 234
	return irq_create_mapping(ochip->domain,
				  ochip->secondary_irq_base + pin);
235
}
236 237 238 239

/*
 * Orion-specific GPIO API extensions.
 */
240 241 242 243 244 245 246 247 248 249 250 251 252 253 254
static struct orion_gpio_chip *orion_gpio_chip_find(int pin)
{
	int i;

	for (i = 0; i < orion_gpio_chip_count; i++) {
		struct orion_gpio_chip *ochip = orion_gpio_chips + i;
		struct gpio_chip *chip = &ochip->chip;

		if (pin >= chip->base && pin < chip->base + chip->ngpio)
			return ochip;
	}

	return NULL;
}

255 256
void __init orion_gpio_set_unused(unsigned pin)
{
257 258 259 260 261 262 263
	struct orion_gpio_chip *ochip = orion_gpio_chip_find(pin);

	if (ochip == NULL)
		return;

	pin -= ochip->chip.base;

264
	/* Configure as output, drive low. */
265 266
	__set_level(ochip, pin, 0);
	__set_direction(ochip, pin, 0);
267 268
}

269
void __init orion_gpio_set_valid(unsigned pin, int mode)
270
{
271 272 273 274 275 276 277
	struct orion_gpio_chip *ochip = orion_gpio_chip_find(pin);

	if (ochip == NULL)
		return;

	pin -= ochip->chip.base;

278 279
	if (mode == 1)
		mode = GPIO_INPUT_OK | GPIO_OUTPUT_OK;
280

281
	if (mode & GPIO_INPUT_OK)
282
		__set_bit(pin, &ochip->valid_input);
283
	else
284 285
		__clear_bit(pin, &ochip->valid_input);

286
	if (mode & GPIO_OUTPUT_OK)
287
		__set_bit(pin, &ochip->valid_output);
288
	else
289
		__clear_bit(pin, &ochip->valid_output);
290 291 292 293
}

void orion_gpio_set_blink(unsigned pin, int blink)
{
294
	struct orion_gpio_chip *ochip = orion_gpio_chip_find(pin);
295 296
	unsigned long flags;

297 298
	if (ochip == NULL)
		return;
299

300
	spin_lock_irqsave(&ochip->lock, flags);
rtp's avatar
rtp committed
301 302
	__set_level(ochip, pin & 31, 0);
	__set_blinking(ochip, pin & 31, blink);
303
	spin_unlock_irqrestore(&ochip->lock, flags);
304 305
}
EXPORT_SYMBOL(orion_gpio_set_blink);
306

307 308
#define ORION_BLINK_HALF_PERIOD 100 /* ms */

309
int orion_gpio_led_blink_set(struct gpio_desc *desc, int state,
310 311
	unsigned long *delay_on, unsigned long *delay_off)
{
312
	unsigned gpio = desc_to_gpio(desc);
313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329

	if (delay_on && delay_off && !*delay_on && !*delay_off)
		*delay_on = *delay_off = ORION_BLINK_HALF_PERIOD;

	switch (state) {
	case GPIO_LED_NO_BLINK_LOW:
	case GPIO_LED_NO_BLINK_HIGH:
		orion_gpio_set_blink(gpio, 0);
		gpio_set_value(gpio, state);
		break;
	case GPIO_LED_BLINK:
		orion_gpio_set_blink(gpio, 1);
	}
	return 0;
}
EXPORT_SYMBOL_GPL(orion_gpio_led_blink_set);

330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356

/*****************************************************************************
 * Orion GPIO IRQ
 *
 * GPIO_IN_POL register controls whether GPIO_DATA_IN will hold the same
 * value of the line or the opposite value.
 *
 * Level IRQ handlers: DATA_IN is used directly as cause register.
 *                     Interrupt are masked by LEVEL_MASK registers.
 * Edge IRQ handlers:  Change in DATA_IN are latched in EDGE_CAUSE.
 *                     Interrupt are masked by EDGE_MASK registers.
 * Both-edge handlers: Similar to regular Edge handlers, but also swaps
 *                     the polarity to catch the next line transaction.
 *                     This is a race condition that might not perfectly
 *                     work on some use cases.
 *
 * Every eight GPIO lines are grouped (OR'ed) before going up to main
 * cause register.
 *
 *                    EDGE  cause    mask
 *        data-in   /--------| |-----| |----\
 *     -----| |-----                         ---- to main cause reg
 *           X      \----------------| |----/
 *        polarity    LEVEL          mask
 *
 ****************************************************************************/

357
static int gpio_irq_set_type(struct irq_data *d, u32 type)
358
{
359 360 361
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct irq_chip_type *ct = irq_data_get_chip_type(d);
	struct orion_gpio_chip *ochip = gc->private;
362
	int pin;
363 364
	u32 u;

365
	pin = d->hwirq - ochip->secondary_irq_base;
366 367

	u = readl(GPIO_IO_CONF(ochip)) & (1 << pin);
368 369 370 371
	if (!u) {
		return -EINVAL;
	}

372 373
	type &= IRQ_TYPE_SENSE_MASK;
	if (type == IRQ_TYPE_NONE)
374
		return -EINVAL;
375 376 377 378 379

	/* Check if we need to change chip and handler */
	if (!(ct->type & type))
		if (irq_setup_alt_chip(d, type))
			return -EINVAL;
380 381 382 383 384

	/*
	 * Configure interrupt polarity.
	 */
	if (type == IRQ_TYPE_EDGE_RISING || type == IRQ_TYPE_LEVEL_HIGH) {
385 386 387
		u = readl(GPIO_IN_POL(ochip));
		u &= ~(1 << pin);
		writel(u, GPIO_IN_POL(ochip));
388
	} else if (type == IRQ_TYPE_EDGE_FALLING || type == IRQ_TYPE_LEVEL_LOW) {
389 390 391
		u = readl(GPIO_IN_POL(ochip));
		u |= 1 << pin;
		writel(u, GPIO_IN_POL(ochip));
392 393 394
	} else if (type == IRQ_TYPE_EDGE_BOTH) {
		u32 v;

395
		v = readl(GPIO_IN_POL(ochip)) ^ readl(GPIO_DATA_IN(ochip));
396 397 398 399

		/*
		 * set initial polarity based on current input level
		 */
400 401 402
		u = readl(GPIO_IN_POL(ochip));
		if (v & (1 << pin))
			u |= 1 << pin;		/* falling */
403
		else
404 405
			u &= ~(1 << pin);	/* rising */
		writel(u, GPIO_IN_POL(ochip));
406 407 408 409
	}
	return 0;
}

410
static void gpio_irq_handler(struct irq_desc *desc)
411
{
412
	struct orion_gpio_chip *ochip = irq_desc_get_handler_data(desc);
413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429
	u32 cause, type;
	int i;

	if (ochip == NULL)
		return;

	cause = readl(GPIO_DATA_IN(ochip)) & readl(GPIO_LEVEL_MASK(ochip));
	cause |= readl(GPIO_EDGE_CAUSE(ochip)) & readl(GPIO_EDGE_MASK(ochip));

	for (i = 0; i < ochip->chip.ngpio; i++) {
		int irq;

		irq = ochip->secondary_irq_base + i;

		if (!(cause & (1 << i)))
			continue;

430
		type = irq_get_trigger_type(irq);
431 432 433 434 435 436 437 438 439 440 441 442
		if ((type & IRQ_TYPE_SENSE_MASK) == IRQ_TYPE_EDGE_BOTH) {
			/* Swap polarity (race with GPIO line) */
			u32 polarity;

			polarity = readl(GPIO_IN_POL(ochip));
			polarity ^= 1 << i;
			writel(polarity, GPIO_IN_POL(ochip));
		}
		generic_handle_irq(irq);
	}
}

443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500
#ifdef CONFIG_DEBUG_FS
#include <linux/seq_file.h>

static void orion_gpio_dbg_show(struct seq_file *s, struct gpio_chip *chip)
{
	struct orion_gpio_chip *ochip =
		container_of(chip, struct orion_gpio_chip, chip);
	u32 out, io_conf, blink, in_pol, data_in, cause, edg_msk, lvl_msk;
	int i;

	out	= readl_relaxed(GPIO_OUT(ochip));
	io_conf	= readl_relaxed(GPIO_IO_CONF(ochip));
	blink	= readl_relaxed(GPIO_BLINK_EN(ochip));
	in_pol	= readl_relaxed(GPIO_IN_POL(ochip));
	data_in	= readl_relaxed(GPIO_DATA_IN(ochip));
	cause	= readl_relaxed(GPIO_EDGE_CAUSE(ochip));
	edg_msk	= readl_relaxed(GPIO_EDGE_MASK(ochip));
	lvl_msk	= readl_relaxed(GPIO_LEVEL_MASK(ochip));

	for (i = 0; i < chip->ngpio; i++) {
		const char *label;
		u32 msk;
		bool is_out;

		label = gpiochip_is_requested(chip, i);
		if (!label)
			continue;

		msk = 1 << i;
		is_out = !(io_conf & msk);

		seq_printf(s, " gpio-%-3d (%-20.20s)", chip->base + i, label);

		if (is_out) {
			seq_printf(s, " out %s %s\n",
				   out & msk ? "hi" : "lo",
				   blink & msk ? "(blink )" : "");
			continue;
		}

		seq_printf(s, " in  %s (act %s) - IRQ",
			   (data_in ^ in_pol) & msk  ? "hi" : "lo",
			   in_pol & msk ? "lo" : "hi");
		if (!((edg_msk | lvl_msk) & msk)) {
			seq_printf(s, " disabled\n");
			continue;
		}
		if (edg_msk & msk)
			seq_printf(s, " edge ");
		if (lvl_msk & msk)
			seq_printf(s, " level");
		seq_printf(s, " (%s)\n", cause & msk ? "pending" : "clear  ");
	}
}
#else
#define orion_gpio_dbg_show NULL
#endif

501 502 503 504 505 506 507 508
static void orion_gpio_unmask_irq(struct irq_data *d)
{
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct irq_chip_type *ct = irq_data_get_chip_type(d);
	u32 reg_val;
	u32 mask = d->mask;

	irq_gc_lock(gc);
509
	reg_val = irq_reg_readl(gc, ct->regs.mask);
510
	reg_val |= mask;
511
	irq_reg_writel(gc, reg_val, ct->regs.mask);
512 513 514 515 516 517 518 519 520 521 522
	irq_gc_unlock(gc);
}

static void orion_gpio_mask_irq(struct irq_data *d)
{
	struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
	struct irq_chip_type *ct = irq_data_get_chip_type(d);
	u32 mask = d->mask;
	u32 reg_val;

	irq_gc_lock(gc);
523
	reg_val = irq_reg_readl(gc, ct->regs.mask);
524
	reg_val &= ~mask;
525
	irq_reg_writel(gc, reg_val, ct->regs.mask);
526 527 528
	irq_gc_unlock(gc);
}

529 530 531 532 533
void __init orion_gpio_init(struct device_node *np,
			    int gpio_base, int ngpio,
			    void __iomem *base, int mask_offset,
			    int secondary_irq_base,
			    int irqs[4])
534 535
{
	struct orion_gpio_chip *ochip;
536 537
	struct irq_chip_generic *gc;
	struct irq_chip_type *ct;
538
	char gc_label[16];
539
	int i;
540 541 542 543

	if (orion_gpio_chip_count == ARRAY_SIZE(orion_gpio_chips))
		return;

544 545 546
	snprintf(gc_label, sizeof(gc_label), "orion_gpio%d",
		orion_gpio_chip_count);

547
	ochip = orion_gpio_chips + orion_gpio_chip_count;
548
	ochip->chip.label = kstrdup(gc_label, GFP_KERNEL);
549 550 551 552 553 554 555 556 557
	ochip->chip.request = orion_gpio_request;
	ochip->chip.direction_input = orion_gpio_direction_input;
	ochip->chip.get = orion_gpio_get;
	ochip->chip.direction_output = orion_gpio_direction_output;
	ochip->chip.set = orion_gpio_set;
	ochip->chip.to_irq = orion_gpio_to_irq;
	ochip->chip.base = gpio_base;
	ochip->chip.ngpio = ngpio;
	ochip->chip.can_sleep = 0;
558 559 560
#ifdef CONFIG_OF
	ochip->chip.of_node = np;
#endif
561
	ochip->chip.dbg_show = orion_gpio_dbg_show;
562

563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578
	spin_lock_init(&ochip->lock);
	ochip->base = (void __iomem *)base;
	ochip->valid_input = 0;
	ochip->valid_output = 0;
	ochip->mask_offset = mask_offset;
	ochip->secondary_irq_base = secondary_irq_base;

	gpiochip_add(&ochip->chip);

	/*
	 * Mask and clear GPIO interrupts.
	 */
	writel(0, GPIO_EDGE_CAUSE(ochip));
	writel(0, GPIO_EDGE_MASK(ochip));
	writel(0, GPIO_LEVEL_MASK(ochip));

579 580 581 582 583 584
	/* Setup the interrupt handlers. Each chip can have up to 4
	 * interrupt handlers, with each handler dealing with 8 GPIO
	 * pins. */

	for (i = 0; i < 4; i++) {
		if (irqs[i]) {
585 586 587
			irq_set_chained_handler_and_data(irqs[i],
							 gpio_irq_handler,
							 ochip);
588 589 590 591 592
		}
	}

	gc = irq_alloc_generic_chip("orion_gpio_irq", 2,
				    secondary_irq_base,
593 594 595 596 597
				    ochip->base, handle_level_irq);
	gc->private = ochip;
	ct = gc->chip_types;
	ct->regs.mask = ochip->mask_offset + GPIO_LEVEL_MASK_OFF;
	ct->type = IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW;
598 599
	ct->chip.irq_mask = orion_gpio_mask_irq;
	ct->chip.irq_unmask = orion_gpio_unmask_irq;
600
	ct->chip.irq_set_type = gpio_irq_set_type;
601
	ct->chip.name = ochip->chip.label;
602 603 604 605 606

	ct++;
	ct->regs.mask = ochip->mask_offset + GPIO_EDGE_MASK_OFF;
	ct->regs.ack = GPIO_EDGE_CAUSE_OFF;
	ct->type = IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING;
607
	ct->chip.irq_ack = irq_gc_ack_clr_bit;
608 609
	ct->chip.irq_mask = orion_gpio_mask_irq;
	ct->chip.irq_unmask = orion_gpio_unmask_irq;
610 611
	ct->chip.irq_set_type = gpio_irq_set_type;
	ct->handler = handle_edge_irq;
612
	ct->chip.name = ochip->chip.label;
613 614 615

	irq_setup_generic_chip(gc, IRQ_MSK(ngpio), IRQ_GC_INIT_MASK_CACHE,
			       IRQ_NOREQUEST, IRQ_LEVEL | IRQ_NOPROBE);
616

617 618 619 620 621 622 623 624 625 626
	/* Setup irq domain on top of the generic chip. */
	ochip->domain = irq_domain_add_legacy(np,
					      ochip->chip.ngpio,
					      ochip->secondary_irq_base,
					      ochip->secondary_irq_base,
					      &irq_domain_simple_ops,
					      ochip);
	if (!ochip->domain)
		panic("%s: couldn't allocate irq domain (DT).\n",
		      ochip->chip.label);
627

628 629
	orion_gpio_chip_count++;
}