common.c 10.4 KB
Newer Older
1 2 3
/*
 * Copyright (c) 2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
4 5 6
 *
 * Copyright 2008 Openmoko, Inc.
 * Copyright 2008 Simtec Electronics
7 8
 *	Ben Dooks <ben@simtec.co.uk>
 *	http://armlinux.simtec.co.uk/
9
 *
10
 * Common Codes for S3C64XX machines
11 12 13 14 15 16
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

17 18 19 20
/*
 * NOTE: Code in this file is not used when booting with Device Tree support.
 */

21
#include <linux/kernel.h>
22 23
#include <linux/init.h>
#include <linux/module.h>
24
#include <linux/interrupt.h>
25 26
#include <linux/ioport.h>
#include <linux/serial_core.h>
27
#include <linux/serial_s3c.h>
28
#include <linux/platform_device.h>
29
#include <linux/reboot.h>
30
#include <linux/io.h>
31 32 33
#include <linux/dma-mapping.h>
#include <linux/irq.h>
#include <linux/gpio.h>
34
#include <linux/irqchip/arm-vic.h>
35
#include <clocksource/samsung_pwm.h>
36

37 38
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
39
#include <asm/system_misc.h>
40

41 42
#include <mach/map.h>
#include <mach/hardware.h>
43
#include <mach/regs-gpio.h>
44
#include <mach/gpio-samsung.h>
45 46

#include <plat/cpu.h>
47
#include <plat/devs.h>
48
#include <plat/pm.h>
49
#include <plat/gpio-cfg.h>
50
#include <plat/pwm-core.h>
51 52 53
#include <plat/regs-irqtype.h>

#include "common.h"
54
#include "irq-uart.h"
55
#include "watchdog-reset.h"
56

57 58 59 60 61 62 63 64 65 66 67 68 69
/* External clock frequency */
static unsigned long xtal_f = 12000000, xusbxti_f = 48000000;

void __init s3c64xx_set_xtal_freq(unsigned long freq)
{
	xtal_f = freq;
}

void __init s3c64xx_set_xusbxti_freq(unsigned long freq)
{
	xusbxti_f = freq;
}

70 71
/* uart registration process */

72
static void __init s3c64xx_init_uarts(struct s3c2410_uartcfg *cfg, int no)
73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158
{
	s3c24xx_init_uartdevs("s3c6400-uart", s3c64xx_uart_resources, cfg, no);
}

/* table of supported CPUs */

static const char name_s3c6400[] = "S3C6400";
static const char name_s3c6410[] = "S3C6410";

static struct cpu_table cpu_ids[] __initdata = {
	{
		.idcode		= S3C6400_CPU_ID,
		.idmask		= S3C64XX_CPU_MASK,
		.map_io		= s3c6400_map_io,
		.init_uarts	= s3c64xx_init_uarts,
		.init		= s3c6400_init,
		.name		= name_s3c6400,
	}, {
		.idcode		= S3C6410_CPU_ID,
		.idmask		= S3C64XX_CPU_MASK,
		.map_io		= s3c6410_map_io,
		.init_uarts	= s3c64xx_init_uarts,
		.init		= s3c6410_init,
		.name		= name_s3c6410,
	},
};

/* minimal IO mapping */

/* see notes on uart map in arch/arm/mach-s3c64xx/include/mach/debug-macro.S */
#define UART_OFFS (S3C_PA_UART & 0xfffff)

static struct map_desc s3c_iodesc[] __initdata = {
	{
		.virtual	= (unsigned long)S3C_VA_SYS,
		.pfn		= __phys_to_pfn(S3C64XX_PA_SYSCON),
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S3C_VA_MEM,
		.pfn		= __phys_to_pfn(S3C64XX_PA_SROM),
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)(S3C_VA_UART + UART_OFFS),
		.pfn		= __phys_to_pfn(S3C_PA_UART),
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)VA_VIC0,
		.pfn		= __phys_to_pfn(S3C64XX_PA_VIC0),
		.length		= SZ_16K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)VA_VIC1,
		.pfn		= __phys_to_pfn(S3C64XX_PA_VIC1),
		.length		= SZ_16K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S3C_VA_TIMER,
		.pfn		= __phys_to_pfn(S3C_PA_TIMER),
		.length		= SZ_16K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S3C64XX_VA_GPIO,
		.pfn		= __phys_to_pfn(S3C64XX_PA_GPIO),
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S3C64XX_VA_MODEM,
		.pfn		= __phys_to_pfn(S3C64XX_PA_MODEM),
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S3C_VA_WATCHDOG,
		.pfn		= __phys_to_pfn(S3C64XX_PA_WATCHDOG),
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S3C_VA_USB_HSPHY,
		.pfn		= __phys_to_pfn(S3C64XX_PA_USB_HSPHY),
		.length		= SZ_1K,
		.type		= MT_DEVICE,
	},
};

159 160 161
static struct bus_type s3c64xx_subsys = {
	.name		= "s3c64xx-core",
	.dev_name	= "s3c64xx-core",
162 163
};

164 165
static struct device s3c64xx_dev = {
	.bus	= &s3c64xx_subsys,
166 167
};

168 169 170 171 172 173 174
static struct samsung_pwm_variant s3c64xx_pwm_variant = {
	.bits		= 32,
	.div_base	= 0,
	.has_tint_cstat	= true,
	.tclk_mask	= (1 << 7) | (1 << 6) | (1 << 5),
};

175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
void __init samsung_set_timer_source(unsigned int event, unsigned int source)
{
	s3c64xx_pwm_variant.output_mask = BIT(SAMSUNG_PWM_NUM) - 1;
	s3c64xx_pwm_variant.output_mask &= ~(BIT(event) | BIT(source));
}

void __init samsung_timer_init(void)
{
	unsigned int timer_irqs[SAMSUNG_PWM_NUM] = {
		IRQ_TIMER0_VIC, IRQ_TIMER1_VIC, IRQ_TIMER2_VIC,
		IRQ_TIMER3_VIC, IRQ_TIMER4_VIC,
	};

	samsung_pwm_clocksource_init(S3C_VA_TIMER,
					timer_irqs, &s3c64xx_pwm_variant);
}

192 193 194 195 196 197 198 199 200 201 202 203
/* read cpu identification code */

void __init s3c64xx_init_io(struct map_desc *mach_desc, int size)
{
	/* initialise the io descriptors we need for initialisation */
	iotable_init(s3c_iodesc, ARRAY_SIZE(s3c_iodesc));
	iotable_init(mach_desc, size);

	/* detect cpu id */
	s3c64xx_init_cpu();

	s3c_init_cpu(samsung_cpu_id, cpu_ids, ARRAY_SIZE(cpu_ids));
204 205

	samsung_pwm_set_platdata(&s3c64xx_pwm_variant);
206 207
}

208
static __init int s3c64xx_dev_init(void)
209
{
210 211 212 213
	/* Not applicable when using DT. */
	if (of_have_populated_dt())
		return 0;

214 215
	subsys_system_register(&s3c64xx_subsys, NULL);
	return device_register(&s3c64xx_dev);
216
}
217
core_initcall(s3c64xx_dev_init);
218 219 220 221 222 223 224 225 226 227 228 229 230 231 232

/*
 * setup the sources the vic should advertise resume
 * for, even though it is not doing the wake
 * (set_irq_wake needs to be valid)
 */
#define IRQ_VIC0_RESUME (1 << (IRQ_RTC_TIC - IRQ_VIC0_BASE))
#define IRQ_VIC1_RESUME (1 << (IRQ_RTC_ALARM - IRQ_VIC1_BASE) |	\
			 1 << (IRQ_PENDN - IRQ_VIC1_BASE) |	\
			 1 << (IRQ_HSMMC0 - IRQ_VIC1_BASE) |	\
			 1 << (IRQ_HSMMC1 - IRQ_VIC1_BASE) |	\
			 1 << (IRQ_HSMMC2 - IRQ_VIC1_BASE))

void __init s3c64xx_init_irq(u32 vic0_valid, u32 vic1_valid)
{
233 234
	/*
	 * FIXME: there is no better place to put this at the moment
235 236
	 * (s3c64xx_clk_init needs ioremap and must happen before init_time
	 * samsung_wdt_reset_init needs clocks)
237
	 */
238
	s3c64xx_clk_init(NULL, xtal_f, xusbxti_f, soc_is_s3c6400(), S3C_VA_SYS);
239 240
	samsung_wdt_reset_init(S3C_VA_WATCHDOG);

241 242 243 244 245 246
	printk(KERN_DEBUG "%s: initialising interrupts\n", __func__);

	/* initialise the pair of VICs */
	vic_init(VA_VIC0, IRQ_VIC0_BASE, vic0_valid, IRQ_VIC0_RESUME);
	vic_init(VA_VIC1, IRQ_VIC1_BASE, vic1_valid, IRQ_VIC1_RESUME);
}
247 248

#define eint_offset(irq)	((irq) - IRQ_EINT(0))
249
#define eint_irq_to_bit(irq)	((u32)(1 << eint_offset(irq)))
250

251
static inline void s3c_irq_eint_mask(struct irq_data *data)
252 253 254 255
{
	u32 mask;

	mask = __raw_readl(S3C64XX_EINT0MASK);
256
	mask |= (u32)data->chip_data;
257 258 259
	__raw_writel(mask, S3C64XX_EINT0MASK);
}

260
static void s3c_irq_eint_unmask(struct irq_data *data)
261 262 263 264
{
	u32 mask;

	mask = __raw_readl(S3C64XX_EINT0MASK);
265
	mask &= ~((u32)data->chip_data);
266 267 268
	__raw_writel(mask, S3C64XX_EINT0MASK);
}

269
static inline void s3c_irq_eint_ack(struct irq_data *data)
270
{
271
	__raw_writel((u32)data->chip_data, S3C64XX_EINT0PEND);
272 273
}

274
static void s3c_irq_eint_maskack(struct irq_data *data)
275 276
{
	/* compiler should in-line these */
277 278
	s3c_irq_eint_mask(data);
	s3c_irq_eint_ack(data);
279 280
}

281
static int s3c_irq_eint_set_type(struct irq_data *data, unsigned int type)
282
{
283
	int offs = eint_offset(data->irq);
284
	int pin, pin_val;
285 286 287 288 289 290 291 292
	int shift;
	u32 ctrl, mask;
	u32 newvalue = 0;
	void __iomem *reg;

	if (offs > 27)
		return -EINVAL;

293
	if (offs <= 15)
294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327
		reg = S3C64XX_EINT0CON0;
	else
		reg = S3C64XX_EINT0CON1;

	switch (type) {
	case IRQ_TYPE_NONE:
		printk(KERN_WARNING "No edge setting!\n");
		break;

	case IRQ_TYPE_EDGE_RISING:
		newvalue = S3C2410_EXTINT_RISEEDGE;
		break;

	case IRQ_TYPE_EDGE_FALLING:
		newvalue = S3C2410_EXTINT_FALLEDGE;
		break;

	case IRQ_TYPE_EDGE_BOTH:
		newvalue = S3C2410_EXTINT_BOTHEDGE;
		break;

	case IRQ_TYPE_LEVEL_LOW:
		newvalue = S3C2410_EXTINT_LOWLEV;
		break;

	case IRQ_TYPE_LEVEL_HIGH:
		newvalue = S3C2410_EXTINT_HILEV;
		break;

	default:
		printk(KERN_ERR "No such irq type %d", type);
		return -1;
	}

328 329 330 331
	if (offs <= 15)
		shift = (offs / 2) * 4;
	else
		shift = ((offs - 16) / 2) * 4;
332 333 334 335 336 337 338
	mask = 0x7 << shift;

	ctrl = __raw_readl(reg);
	ctrl &= ~mask;
	ctrl |= newvalue << shift;
	__raw_writel(ctrl, reg);

339 340
	/* set the GPIO pin appropriately */

341
	if (offs < 16) {
342
		pin = S3C64XX_GPN(offs);
343 344 345 346 347
		pin_val = S3C_GPIO_SFN(2);
	} else if (offs < 23) {
		pin = S3C64XX_GPL(offs + 8 - 16);
		pin_val = S3C_GPIO_SFN(3);
	} else {
348
		pin = S3C64XX_GPM(offs - 23);
349 350
		pin_val = S3C_GPIO_SFN(3);
	}
351

352
	s3c_gpio_cfgpin(pin, pin_val);
353

354 355 356 357 358
	return 0;
}

static struct irq_chip s3c_irq_eint = {
	.name		= "s3c-eint",
359 360 361 362 363
	.irq_mask	= s3c_irq_eint_mask,
	.irq_unmask	= s3c_irq_eint_unmask,
	.irq_mask_ack	= s3c_irq_eint_maskack,
	.irq_ack	= s3c_irq_eint_ack,
	.irq_set_type	= s3c_irq_eint_set_type,
364
	.irq_set_wake	= s3c_irqext_wake,
365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390
};

/* s3c_irq_demux_eint
 *
 * This function demuxes the IRQ from the group0 external interrupts,
 * from IRQ_EINT(0) to IRQ_EINT(27). It is designed to be inlined into
 * the specific handlers s3c_irq_demux_eintX_Y.
 */
static inline void s3c_irq_demux_eint(unsigned int start, unsigned int end)
{
	u32 status = __raw_readl(S3C64XX_EINT0PEND);
	u32 mask = __raw_readl(S3C64XX_EINT0MASK);
	unsigned int irq;

	status &= ~mask;
	status >>= start;
	status &= (1 << (end - start + 1)) - 1;

	for (irq = IRQ_EINT(start); irq <= IRQ_EINT(end); irq++) {
		if (status & 1)
			generic_handle_irq(irq);

		status >>= 1;
	}
}

391
static void s3c_irq_demux_eint0_3(struct irq_desc *desc)
392 393 394 395
{
	s3c_irq_demux_eint(0, 3);
}

396
static void s3c_irq_demux_eint4_11(struct irq_desc *desc)
397 398 399 400
{
	s3c_irq_demux_eint(4, 11);
}

401
static void s3c_irq_demux_eint12_19(struct irq_desc *desc)
402 403 404 405
{
	s3c_irq_demux_eint(12, 19);
}

406
static void s3c_irq_demux_eint20_27(struct irq_desc *desc)
407 408 409 410
{
	s3c_irq_demux_eint(20, 27);
}

411
static int __init s3c64xx_init_irq_eint(void)
412 413 414
{
	int irq;

415 416 417 418
	/* On DT-enabled systems EINTs are handled by pinctrl-s3c64xx driver. */
	if (of_have_populated_dt())
		return -ENODEV;

419
	for (irq = IRQ_EINT(0); irq <= IRQ_EINT(27); irq++) {
420
		irq_set_chip_and_handler(irq, &s3c_irq_eint, handle_level_irq);
421
		irq_set_chip_data(irq, (void *)eint_irq_to_bit(irq));
422
		irq_clear_status_flags(irq, IRQ_NOREQUEST);
423 424
	}

425 426 427 428
	irq_set_chained_handler(IRQ_EINT0_3, s3c_irq_demux_eint0_3);
	irq_set_chained_handler(IRQ_EINT4_11, s3c_irq_demux_eint4_11);
	irq_set_chained_handler(IRQ_EINT12_19, s3c_irq_demux_eint12_19);
	irq_set_chained_handler(IRQ_EINT20_27, s3c_irq_demux_eint20_27);
429 430 431 432

	return 0;
}
arch_initcall(s3c64xx_init_irq_eint);
433

434
void s3c64xx_restart(enum reboot_mode mode, const char *cmd)
435
{
436
	if (mode != REBOOT_SOFT)
437
		samsung_wdt_reset();
438 439 440 441

	/* if all else fails, or mode was for soft, jump to 0 */
	soft_restart(0);
}