lpd270.c 12.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * linux/arch/arm/mach-pxa/lpd270.c
 *
 * Support for the LogicPD PXA270 Card Engine.
 * Derived from the mainstone code, which carries these notices:
 *
 * Author:	Nicolas Pitre
 * Created:	Nov 05, 2002
 * Copyright:	MontaVista Software Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
15
#include <linux/gpio.h>
16 17
#include <linux/init.h>
#include <linux/platform_device.h>
18
#include <linux/syscore_ops.h>
19 20 21 22 23 24 25
#include <linux/interrupt.h>
#include <linux/sched.h>
#include <linux/bitops.h>
#include <linux/fb.h>
#include <linux/ioport.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/partitions.h>
26
#include <linux/pwm_backlight.h>
27
#include <linux/smc91x.h>
28 29 30 31 32

#include <asm/types.h>
#include <asm/setup.h>
#include <asm/memory.h>
#include <asm/mach-types.h>
33
#include <mach/hardware.h>
34 35 36 37 38 39 40 41
#include <asm/irq.h>
#include <asm/sizes.h>

#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/mach/irq.h>
#include <asm/mach/flash.h>

42
#include <mach/pxa27x.h>
43 44
#include <mach/lpd270.h>
#include <mach/audio.h>
45 46 47 48
#include <linux/platform_data/video-pxafb.h>
#include <linux/platform_data/mmc-pxamci.h>
#include <linux/platform_data/irda-pxaficp.h>
#include <linux/platform_data/usb-ohci-pxa27x.h>
49
#include <mach/smemc.h>
50 51

#include "generic.h"
52
#include "devices.h"
53

54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86
static unsigned long lpd270_pin_config[] __initdata = {
	/* Chip Selects */
	GPIO15_nCS_1,	/* Mainboard Flash */
	GPIO78_nCS_2,	/* CPLD + Ethernet */

	/* LCD - 16bpp Active TFT */
	GPIO58_LCD_LDD_0,
	GPIO59_LCD_LDD_1,
	GPIO60_LCD_LDD_2,
	GPIO61_LCD_LDD_3,
	GPIO62_LCD_LDD_4,
	GPIO63_LCD_LDD_5,
	GPIO64_LCD_LDD_6,
	GPIO65_LCD_LDD_7,
	GPIO66_LCD_LDD_8,
	GPIO67_LCD_LDD_9,
	GPIO68_LCD_LDD_10,
	GPIO69_LCD_LDD_11,
	GPIO70_LCD_LDD_12,
	GPIO71_LCD_LDD_13,
	GPIO72_LCD_LDD_14,
	GPIO73_LCD_LDD_15,
	GPIO74_LCD_FCLK,
	GPIO75_LCD_LCLK,
	GPIO76_LCD_PCLK,
	GPIO77_LCD_BIAS,
	GPIO16_PWM0_OUT,	/* Backlight */

	/* USB Host */
	GPIO88_USBH1_PWR,
	GPIO89_USBH1_PEN,

	/* AC97 */
87 88 89 90
	GPIO28_AC97_BITCLK,
	GPIO29_AC97_SDATA_IN_0,
	GPIO30_AC97_SDATA_OUT,
	GPIO31_AC97_SYNC,
91 92 93 94
	GPIO45_AC97_SYSCLK,

	GPIO1_GPIO | WAKEUP_ON_EDGE_BOTH,
};
95 96 97

static unsigned int lpd270_irq_enabled;

98
static void lpd270_mask_irq(struct irq_data *d)
99
{
100
	int lpd270_irq = d->irq - LPD270_IRQ(0);
101 102 103 104 105 106 107

	__raw_writew(~(1 << lpd270_irq), LPD270_INT_STATUS);

	lpd270_irq_enabled &= ~(1 << lpd270_irq);
	__raw_writew(lpd270_irq_enabled, LPD270_INT_MASK);
}

108
static void lpd270_unmask_irq(struct irq_data *d)
109
{
110
	int lpd270_irq = d->irq - LPD270_IRQ(0);
111 112 113 114 115

	lpd270_irq_enabled |= 1 << lpd270_irq;
	__raw_writew(lpd270_irq_enabled, LPD270_INT_MASK);
}

116 117
static struct irq_chip lpd270_irq_chip = {
	.name		= "CPLD",
118 119 120
	.irq_ack	= lpd270_mask_irq,
	.irq_mask	= lpd270_mask_irq,
	.irq_unmask	= lpd270_unmask_irq,
121 122
};

123
static void lpd270_irq_handler(struct irq_desc *desc)
124
{
125
	unsigned int irq;
126 127 128 129
	unsigned long pending;

	pending = __raw_readw(LPD270_INT_STATUS) & lpd270_irq_enabled;
	do {
130 131
		/* clear useless edge notification */
		desc->irq_data.chip->irq_ack(&desc->irq_data);
132 133
		if (likely(pending)) {
			irq = LPD270_IRQ(0) + __ffs(pending);
134
			generic_handle_irq(irq);
135 136 137 138 139 140 141 142 143 144 145

			pending = __raw_readw(LPD270_INT_STATUS) &
						lpd270_irq_enabled;
		}
	} while (pending);
}

static void __init lpd270_init_irq(void)
{
	int irq;

146
	pxa27x_init_irq();
147 148 149 150 151 152

	__raw_writew(0, LPD270_INT_MASK);
	__raw_writew(0, LPD270_INT_STATUS);

	/* setup extra LogicPD PXA270 irqs */
	for (irq = LPD270_IRQ(2); irq <= LPD270_IRQ(4); irq++) {
153 154
		irq_set_chip_and_handler(irq, &lpd270_irq_chip,
					 handle_level_irq);
155
		irq_clear_status_flags(irq, IRQ_NOREQUEST | IRQ_NOPROBE);
156
	}
157 158
	irq_set_chained_handler(PXA_GPIO_TO_IRQ(0), lpd270_irq_handler);
	irq_set_irq_type(PXA_GPIO_TO_IRQ(0), IRQ_TYPE_EDGE_FALLING);
159 160 161 162
}


#ifdef CONFIG_PM
163
static void lpd270_irq_resume(void)
164 165 166 167
{
	__raw_writew(lpd270_irq_enabled, LPD270_INT_MASK);
}

168
static struct syscore_ops lpd270_irq_syscore_ops = {
169 170 171 172 173
	.resume = lpd270_irq_resume,
};

static int __init lpd270_irq_device_init(void)
{
174
	if (machine_is_logicpd_pxa270()) {
175 176
		register_syscore_ops(&lpd270_irq_syscore_ops);
		return 0;
177
	}
178
	return -ENODEV;
179 180 181 182 183 184 185 186 187 188 189 190 191 192 193
}

device_initcall(lpd270_irq_device_init);
#endif


static struct resource smc91x_resources[] = {
	[0] = {
		.start	= LPD270_ETH_PHYS,
		.end	= (LPD270_ETH_PHYS + 0xfffff),
		.flags	= IORESOURCE_MEM,
	},
	[1] = {
		.start	= LPD270_ETHERNET_IRQ,
		.end	= LPD270_ETHERNET_IRQ,
194
		.flags	= IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
195 196 197
	},
};

198
struct smc91x_platdata smc91x_platdata = {
199
	.flags = SMC91X_USE_16BIT | SMC91X_NOWAIT,
200 201
};

202 203 204 205 206
static struct platform_device smc91x_device = {
	.name		= "smc91x",
	.id		= 0,
	.num_resources	= ARRAY_SIZE(smc91x_resources),
	.resource	= smc91x_resources,
207
	.dev.platform_data = &smc91x_platdata,
208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273
};

static struct resource lpd270_flash_resources[] = {
	[0] = {
		.start	= PXA_CS0_PHYS,
		.end	= PXA_CS0_PHYS + SZ_64M - 1,
		.flags	= IORESOURCE_MEM,
	},
	[1] = {
		.start	= PXA_CS1_PHYS,
		.end	= PXA_CS1_PHYS + SZ_64M - 1,
		.flags	= IORESOURCE_MEM,
	},
};

static struct mtd_partition lpd270_flash0_partitions[] = {
	{
		.name =		"Bootloader",
		.size =		0x00040000,
		.offset =	0,
		.mask_flags =	MTD_WRITEABLE  /* force read-only */
	}, {
		.name =		"Kernel",
		.size =		0x00400000,
		.offset =	0x00040000,
	}, {
		.name =		"Filesystem",
		.size =		MTDPART_SIZ_FULL,
		.offset =	0x00440000
	},
};

static struct flash_platform_data lpd270_flash_data[2] = {
	{
		.name		= "processor-flash",
		.map_name	= "cfi_probe",
		.parts		= lpd270_flash0_partitions,
		.nr_parts	= ARRAY_SIZE(lpd270_flash0_partitions),
	}, {
		.name		= "mainboard-flash",
		.map_name	= "cfi_probe",
		.parts		= NULL,
		.nr_parts	= 0,
	}
};

static struct platform_device lpd270_flash_device[2] = {
	{
		.name		= "pxa2xx-flash",
		.id		= 0,
		.dev = {
			.platform_data	= &lpd270_flash_data[0],
		},
		.resource	= &lpd270_flash_resources[0],
		.num_resources	= 1,
	}, {
		.name		= "pxa2xx-flash",
		.id		= 1,
		.dev = {
			.platform_data	= &lpd270_flash_data[1],
		},
		.resource	= &lpd270_flash_resources[1],
		.num_resources	= 1,
	},
};

274 275 276 277 278
static struct platform_pwm_backlight_data lpd270_backlight_data = {
	.pwm_id		= 0,
	.max_brightness	= 1,
	.dft_brightness	= 1,
	.pwm_period_ns	= 78770,
279
	.enable_gpio	= -1,
280 281 282 283 284 285 286 287 288
};

static struct platform_device lpd270_backlight_device = {
	.name		= "pwm-backlight",
	.dev		= {
		.parent	= &pxa27x_device_pwm0.dev,
		.platform_data = &lpd270_backlight_data,
	},
};
289 290

/* 5.7" TFT QVGA (LoLo display number 1) */
291
static struct pxafb_mode_info sharp_lq057q3dc02_mode = {
292 293 294
	.pixclock		= 150000,
	.xres			= 320,
	.yres			= 240,
295
	.bpp			= 16,
296 297 298 299
	.hsync_len		= 0x14,
	.left_margin		= 0x28,
	.right_margin		= 0x0a,
	.vsync_len		= 0x02,
300 301
	.upper_margin		= 0x08,
	.lower_margin		= 0x14,
302
	.sync			= FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
303 304 305 306 307
};

static struct pxafb_mach_info sharp_lq057q3dc02 = {
	.modes			= &sharp_lq057q3dc02_mode,
	.num_modes		= 1,
308 309
	.lcd_conn		= LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL |
				  LCD_ALTERNATE_MAPPING,
310 311 312
};

/* 12.1" TFT SVGA (LoLo display number 2) */
313
static struct pxafb_mode_info sharp_lq121s1dg31_mode = {
314 315 316 317 318 319 320 321 322 323 324
	.pixclock		= 50000,
	.xres			= 800,
	.yres			= 600,
	.bpp			= 16,
	.hsync_len		= 0x05,
	.left_margin		= 0x52,
	.right_margin		= 0x05,
	.vsync_len		= 0x04,
	.upper_margin		= 0x14,
	.lower_margin		= 0x0a,
	.sync			= FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
325 326 327 328 329
};

static struct pxafb_mach_info sharp_lq121s1dg31 = {
	.modes			= &sharp_lq121s1dg31_mode,
	.num_modes		= 1,
330 331
	.lcd_conn		= LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL |
				  LCD_ALTERNATE_MAPPING,
332 333 334
};

/* 3.6" TFT QVGA (LoLo display number 3) */
335
static struct pxafb_mode_info sharp_lq036q1da01_mode = {
336 337 338 339 340 341 342 343 344 345 346
	.pixclock		= 150000,
	.xres			= 320,
	.yres			= 240,
	.bpp			= 16,
	.hsync_len		= 0x0e,
	.left_margin		= 0x04,
	.right_margin		= 0x0a,
	.vsync_len		= 0x03,
	.upper_margin		= 0x03,
	.lower_margin		= 0x03,
	.sync			= FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
347 348 349 350 351
};

static struct pxafb_mach_info sharp_lq036q1da01 = {
	.modes			= &sharp_lq036q1da01_mode,
	.num_modes		= 1,
352 353
	.lcd_conn		= LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL |
				  LCD_ALTERNATE_MAPPING,
354 355 356
};

/* 6.4" TFT VGA (LoLo display number 5) */
357
static struct pxafb_mode_info sharp_lq64d343_mode = {
358
	.pixclock		= 25000,
359 360 361
	.xres			= 640,
	.yres			= 480,
	.bpp			= 16,
362
	.hsync_len		= 0x31,
363 364
	.left_margin		= 0x89,
	.right_margin		= 0x19,
365
	.vsync_len		= 0x12,
366
	.upper_margin		= 0x22,
367
	.lower_margin		= 0x00,
368
	.sync			= FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
369 370 371 372 373
};

static struct pxafb_mach_info sharp_lq64d343 = {
	.modes			= &sharp_lq64d343_mode,
	.num_modes		= 1,
374 375
	.lcd_conn		= LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL |
				  LCD_ALTERNATE_MAPPING,
376 377 378
};

/* 10.4" TFT VGA (LoLo display number 7) */
379
static struct pxafb_mode_info sharp_lq10d368_mode = {
380 381 382 383 384 385 386 387 388 389 390
	.pixclock		= 25000,
	.xres			= 640,
	.yres			= 480,
	.bpp			= 16,
	.hsync_len		= 0x31,
	.left_margin		= 0x89,
	.right_margin		= 0x19,
	.vsync_len		= 0x12,
	.upper_margin		= 0x22,
	.lower_margin		= 0x00,
	.sync			= FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
391 392 393 394 395
};

static struct pxafb_mach_info sharp_lq10d368 = {
	.modes			= &sharp_lq10d368_mode,
	.num_modes		= 1,
396 397
	.lcd_conn		= LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL |
				  LCD_ALTERNATE_MAPPING,
398 399 400
};

/* 3.5" TFT QVGA (LoLo display number 8) */
401
static struct pxafb_mode_info sharp_lq035q7db02_20_mode = {
402
	.pixclock		= 150000,
403 404 405
	.xres			= 240,
	.yres			= 320,
	.bpp			= 16,
406 407 408 409
	.hsync_len		= 0x0e,
	.left_margin		= 0x0a,
	.right_margin		= 0x0a,
	.vsync_len		= 0x03,
410 411
	.upper_margin		= 0x05,
	.lower_margin		= 0x14,
412
	.sync			= FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT,
413 414 415 416 417
};

static struct pxafb_mach_info sharp_lq035q7db02_20 = {
	.modes			= &sharp_lq035q7db02_20_mode,
	.num_modes		= 1,
418 419
	.lcd_conn		= LCD_COLOR_TFT_16BPP | LCD_PCLK_EDGE_FALL |
				  LCD_ALTERNATE_MAPPING,
420 421
};

422 423 424 425
static struct pxafb_mach_info *lpd270_lcd_to_use;

static int __init lpd270_set_lcd(char *str)
{
426
	if (!strncasecmp(str, "lq057q3dc02", 11)) {
427
		lpd270_lcd_to_use = &sharp_lq057q3dc02;
428
	} else if (!strncasecmp(str, "lq121s1dg31", 11)) {
429
		lpd270_lcd_to_use = &sharp_lq121s1dg31;
430
	} else if (!strncasecmp(str, "lq036q1da01", 11)) {
431
		lpd270_lcd_to_use = &sharp_lq036q1da01;
432
	} else if (!strncasecmp(str, "lq64d343", 8)) {
433
		lpd270_lcd_to_use = &sharp_lq64d343;
434
	} else if (!strncasecmp(str, "lq10d368", 8)) {
435
		lpd270_lcd_to_use = &sharp_lq10d368;
436
	} else if (!strncasecmp(str, "lq035q7db02-20", 14)) {
437 438 439 440 441 442 443 444 445 446
		lpd270_lcd_to_use = &sharp_lq035q7db02_20;
	} else {
		printk(KERN_INFO "lpd270: unknown lcd panel [%s]\n", str);
	}

	return 1;
}

__setup("lcd=", lpd270_set_lcd);

447 448
static struct platform_device *platform_devices[] __initdata = {
	&smc91x_device,
449
	&lpd270_backlight_device,
450 451 452 453 454 455
	&lpd270_flash_device[0],
	&lpd270_flash_device[1],
};

static struct pxaohci_platform_data lpd270_ohci_platform_data = {
	.port_mode	= PMM_PERPORT_MODE,
456
	.flags		= ENABLE_PORT_ALL | POWER_CONTROL_LOW | POWER_SENSE_LOW,
457 458 459 460
};

static void __init lpd270_init(void)
{
461 462
	pxa2xx_mfp_config(ARRAY_AND_SIZE(lpd270_pin_config));

463 464 465 466
	pxa_set_ffuart_info(NULL);
	pxa_set_btuart_info(NULL);
	pxa_set_stuart_info(NULL);

467
	lpd270_flash_data[0].width = (__raw_readl(BOOT_DEF) & 1) ? 2 : 4;
468 469 470 471 472 473 474 475 476 477 478
	lpd270_flash_data[1].width = 4;

	/*
	 * System bus arbiter setting:
	 * - Core_Park
	 * - LCD_wt:DMA_wt:CORE_Wt = 2:3:4
	 */
	ARB_CNTRL = ARB_CORE_PARK | 0x234;

	platform_add_devices(platform_devices, ARRAY_SIZE(platform_devices));

479 480
	pxa_set_ac97_info(NULL);

481
	if (lpd270_lcd_to_use != NULL)
482
		pxa_set_fb_info(NULL, lpd270_lcd_to_use);
483 484 485 486 487 488 489

	pxa_set_ohci_info(&lpd270_ohci_platform_data);
}


static struct map_desc lpd270_io_desc[] __initdata = {
	{
490
		.virtual	= (unsigned long)LPD270_CPLD_VIRT,
491 492 493 494 495 496 497 498
		.pfn		= __phys_to_pfn(LPD270_CPLD_PHYS),
		.length		= LPD270_CPLD_SIZE,
		.type		= MT_DEVICE,
	},
};

static void __init lpd270_map_io(void)
{
499
	pxa27x_map_io();
500 501 502 503 504 505 506 507 508
	iotable_init(lpd270_io_desc, ARRAY_SIZE(lpd270_io_desc));

	/* for use I SRAM as framebuffer.  */
	PSLR |= 0x00000F04;
	PCFR  = 0x00000066;
}

MACHINE_START(LOGICPD_PXA270, "LogicPD PXA270 Card Engine")
	/* Maintainer: Peter Barada */
509
	.atag_offset	= 0x100,
510
	.map_io		= lpd270_map_io,
511
	.nr_irqs	= LPD270_NR_IRQS,
512
	.init_irq	= lpd270_init_irq,
513
	.handle_irq	= pxa27x_handle_irq,
Stephen Warren's avatar
Stephen Warren committed
514
	.init_time	= pxa_timer_init,
515
	.init_machine	= lpd270_init,
516
	.restart	= pxa_restart,
517
MACHINE_END