au1xxx-ide.c 15 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33
/*
 * BRIEF MODULE DESCRIPTION
 * AMD Alchemy Au1xxx IDE interface routines over the Static Bus
 *
 * Copyright (c) 2003-2005 AMD, Personal Connectivity Solutions
 *
 * This program is free software; you can redistribute it and/or modify it under
 * the terms of the GNU General Public License as published by the Free Software
 * Foundation; either version 2 of the License, or (at your option) any later
 * version.
 *
 * THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND
 * FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program; if not, write to the Free Software Foundation, Inc.,
 * 675 Mass Ave, Cambridge, MA 02139, USA.
 *
 * Note: for more information, please refer "AMD Alchemy Au1200/Au1550 IDE
 *       Interface and Linux Device Driver" Application Note.
 */
#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/delay.h>
34
#include <linux/platform_device.h>
35 36
#include <linux/init.h>
#include <linux/ide.h>
37
#include <linux/scatterlist.h>
38

39
#include <asm/mach-au1x00/au1000.h>
40 41 42 43
#include <asm/mach-au1x00/au1xxx_dbdma.h>
#include <asm/mach-au1x00/au1xxx_ide.h>

#define DRV_NAME	"au1200-ide"
44
#define DRV_AUTHOR	"Enrico Walther <enrico.walther@amd.com> / Pete Popov <ppopov@embeddedalley.com>"
45

46 47 48 49
#ifndef IDE_REG_SHIFT
#define IDE_REG_SHIFT 5
#endif

50 51
/* enable the burstmode in the dbdma */
#define IDE_AU1XXX_BURSTMODE	1
52

53
static _auide_hwif auide_hwif;
54 55 56

#if defined(CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA)

57
static inline void auide_insw(unsigned long port, void *addr, u32 count)
58
{
59 60 61
	_auide_hwif *ahwif = &auide_hwif;
	chan_tab_t *ctp;
	au1x_ddma_desc_t *dp;
62

63
	if (!au1xxx_dbdma_put_dest(ahwif->rx_chan, virt_to_phys(addr),
64
				   count << 1, DDMA_FLAGS_NOIE)) {
65
		printk(KERN_ERR "%s failed %d\n", __func__, __LINE__);
66 67 68 69 70 71 72
		return;
	}
	ctp = *((chan_tab_t **)ahwif->rx_chan);
	dp = ctp->cur_ptr;
	while (dp->dscr_cmd0 & DSCR_CMD0_V)
		;
	ctp->cur_ptr = au1xxx_ddma_get_nextptr_virt(dp);
73 74
}

75
static inline void auide_outsw(unsigned long port, void *addr, u32 count)
76
{
77 78 79
	_auide_hwif *ahwif = &auide_hwif;
	chan_tab_t *ctp;
	au1x_ddma_desc_t *dp;
80

81
	if (!au1xxx_dbdma_put_source(ahwif->tx_chan, virt_to_phys(addr),
82
				     count << 1, DDMA_FLAGS_NOIE)) {
83
		printk(KERN_ERR "%s failed %d\n", __func__, __LINE__);
84 85 86 87 88 89 90
		return;
	}
	ctp = *((chan_tab_t **)ahwif->tx_chan);
	dp = ctp->cur_ptr;
	while (dp->dscr_cmd0 & DSCR_CMD0_V)
		;
	ctp->cur_ptr = au1xxx_ddma_get_nextptr_virt(dp);
91 92
}

93
static void au1xxx_input_data(ide_drive_t *drive, struct ide_cmd *cmd,
94 95 96 97 98
			      void *buf, unsigned int len)
{
	auide_insw(drive->hwif->io_ports.data_addr, buf, (len + 1) / 2);
}

99
static void au1xxx_output_data(ide_drive_t *drive, struct ide_cmd *cmd,
100 101 102 103
			       void *buf, unsigned int len)
{
	auide_outsw(drive->hwif->io_ports.data_addr, buf, (len + 1) / 2);
}
104 105
#endif

106
static void au1xxx_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive)
107
{
108
	int mem_sttime = 0, mem_stcfg = au_readl(MEM_STCFG2);
109

110
	switch (drive->pio_mode - XFER_PIO_0) {
111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164
	case 0:
		mem_sttime = SBC_IDE_TIMING(PIO0);

		/* set configuration for RCS2# */
		mem_stcfg |= TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_PIO0_TCSOE | SBC_IDE_PIO0_TOECS;
		break;

	case 1:
		mem_sttime = SBC_IDE_TIMING(PIO1);

		/* set configuration for RCS2# */
		mem_stcfg |= TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_PIO1_TCSOE | SBC_IDE_PIO1_TOECS;
		break;

	case 2:
		mem_sttime = SBC_IDE_TIMING(PIO2);

		/* set configuration for RCS2# */
		mem_stcfg &= ~TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_PIO2_TCSOE | SBC_IDE_PIO2_TOECS;
		break;

	case 3:
		mem_sttime = SBC_IDE_TIMING(PIO3);

		/* set configuration for RCS2# */
		mem_stcfg &= ~TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_PIO3_TCSOE | SBC_IDE_PIO3_TOECS;

		break;

	case 4:
		mem_sttime = SBC_IDE_TIMING(PIO4);

		/* set configuration for RCS2# */
		mem_stcfg &= ~TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_PIO4_TCSOE | SBC_IDE_PIO4_TOECS;
		break;
	}

	au_writel(mem_sttime,MEM_STTIME2);
	au_writel(mem_stcfg,MEM_STCFG2);
165 166
}

167
static void auide_set_dma_mode(ide_hwif_t *hwif, ide_drive_t *drive)
168
{
169
	int mem_sttime = 0, mem_stcfg = au_readl(MEM_STCFG2);
170

171
	switch (drive->dma_mode) {
172
#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202
	case XFER_MW_DMA_2:
		mem_sttime = SBC_IDE_TIMING(MDMA2);

		/* set configuration for RCS2# */
		mem_stcfg &= ~TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_MDMA2_TCSOE | SBC_IDE_MDMA2_TOECS;

		break;
	case XFER_MW_DMA_1:
		mem_sttime = SBC_IDE_TIMING(MDMA1);

		/* set configuration for RCS2# */
		mem_stcfg &= ~TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_MDMA1_TCSOE | SBC_IDE_MDMA1_TOECS;

		break;
	case XFER_MW_DMA_0:
		mem_sttime = SBC_IDE_TIMING(MDMA0);

		/* set configuration for RCS2# */
		mem_stcfg |= TS_MASK;
		mem_stcfg &= ~TCSOE_MASK;
		mem_stcfg &= ~TOECS_MASK;
		mem_stcfg |= SBC_IDE_MDMA0_TCSOE | SBC_IDE_MDMA0_TOECS;

		break;
203
#endif
204
	}
205

206 207
	au_writel(mem_sttime,MEM_STTIME2);
	au_writel(mem_stcfg,MEM_STCFG2);
208 209 210 211 212 213
}

/*
 * Multi-Word DMA + DbDMA functions
 */

214
#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
215
static int auide_build_dmatable(ide_drive_t *drive, struct ide_cmd *cmd)
216
{
217
	ide_hwif_t *hwif = drive->hwif;
218
	_auide_hwif *ahwif = &auide_hwif;
219
	struct scatterlist *sg;
220 221
	int i = cmd->sg_nents, count = 0;
	int iswrite = !!(cmd->tf_flags & IDE_TFLAG_WRITE);
222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241

	/* Save for interrupt context */
	ahwif->drive = drive;

	/* fill the descriptors */
	sg = hwif->sg_table;
	while (i && sg_dma_len(sg)) {
		u32 cur_addr;
		u32 cur_len;

		cur_addr = sg_dma_address(sg);
		cur_len = sg_dma_len(sg);

		while (cur_len) {
			u32 flags = DDMA_FLAGS_NOIE;
			unsigned int tc = (cur_len < 0xfe00)? cur_len: 0xfe00;

			if (++count >= PRD_ENTRIES) {
				printk(KERN_WARNING "%s: DMA table too small\n",
				       drive->name);
242
				return 0;
243 244 245 246 247 248 249 250 251
			}

			/* Lets enable intr for the last descriptor only */
			if (1==i)
				flags = DDMA_FLAGS_IE;
			else
				flags = DDMA_FLAGS_NOIE;

			if (iswrite) {
252
				if (!au1xxx_dbdma_put_source(ahwif->tx_chan,
253
					sg_phys(sg), tc, flags)) {
254
					printk(KERN_ERR "%s failed %d\n", 
255
					       __func__, __LINE__);
256
				}
257 258
			} else  {
				if (!au1xxx_dbdma_put_dest(ahwif->rx_chan,
259
					sg_phys(sg), tc, flags)) {
260
					printk(KERN_ERR "%s failed %d\n", 
261
					       __func__, __LINE__);
262
				}
263
			}
264

265 266 267
			cur_addr += tc;
			cur_len -= tc;
		}
Jens Axboe's avatar
Jens Axboe committed
268
		sg = sg_next(sg);
269 270
		i--;
	}
271

272 273
	if (count)
		return 1;
274

275
	return 0; /* revert to PIO for this request */
276 277 278 279
}

static int auide_dma_end(ide_drive_t *drive)
{
280
	return 0;
281 282 283 284 285 286 287
}

static void auide_dma_start(ide_drive_t *drive )
{
}


288
static int auide_dma_setup(ide_drive_t *drive, struct ide_cmd *cmd)
289
{
290
	if (auide_build_dmatable(drive, cmd) == 0)
291
		return 1;
292

293
	return 0;
294 295 296
}

static int auide_dma_test_irq(ide_drive_t *drive)
297
{
298 299
	/* If dbdma didn't execute the STOP command yet, the
	 * active bit is still set
300
	 */
301 302
	drive->waiting_for_dma++;
	if (drive->waiting_for_dma >= DMA_WAIT_TIMEOUT) {
303 304
		printk(KERN_WARNING "%s: timeout waiting for ddma to complete\n",
		       drive->name);
305 306 307 308
		return 1;
	}
	udelay(10);
	return 0;
309 310
}

311
static void auide_dma_host_set(ide_drive_t *drive, int on)
312 313 314
{
}

315
static void auide_ddma_tx_callback(int irq, void *param)
316 317 318
{
}

319
static void auide_ddma_rx_callback(int irq, void *param)
320
{
321 322
}
#endif /* end CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA */
323

324 325
static void auide_init_dbdma_dev(dbdev_tab_t *dev, u32 dev_id, u32 tsize,
				 u32 devwidth, u32 flags, u32 regbase)
326 327
{
	dev->dev_id          = dev_id;
328
	dev->dev_physaddr    = CPHYSADDR(regbase);
329 330 331 332 333
	dev->dev_intlevel    = 0;
	dev->dev_intpolarity = 0;
	dev->dev_tsize       = tsize;
	dev->dev_devwidth    = devwidth;
	dev->dev_flags       = flags;
334 335
}

336
#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
337
static const struct ide_dma_ops au1xxx_dma_ops = {
338 339 340 341 342
	.dma_host_set		= auide_dma_host_set,
	.dma_setup		= auide_dma_setup,
	.dma_start		= auide_dma_start,
	.dma_end		= auide_dma_end,
	.dma_test_irq		= auide_dma_test_irq,
343
	.dma_lost_irq		= ide_dma_lost_irq,
344 345
};

346 347
static int auide_ddma_init(ide_hwif_t *hwif, const struct ide_port_info *d)
{
348
	_auide_hwif *auide = &auide_hwif;
349 350
	dbdev_tab_t source_dev_tab, target_dev_tab;
	u32 dev_id, tsize, devwidth, flags;
351

352
	dev_id	 = hwif->ddma_id;
353

354 355
	tsize    =  8; /*  1 */
	devwidth = 32; /* 16 */
356

357 358
#ifdef IDE_AU1XXX_BURSTMODE 
	flags = DEV_FLAGS_SYNC | DEV_FLAGS_BURSTABLE;
359
#else
360
	flags = DEV_FLAGS_SYNC;
361 362
#endif

363
	/* setup dev_tab for tx channel */
364 365
	auide_init_dbdma_dev(&source_dev_tab, dev_id, tsize, devwidth,
			     DEV_FLAGS_OUT | flags, auide->regbase);
366 367
 	auide->tx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );

368 369
	auide_init_dbdma_dev(&source_dev_tab, dev_id, tsize, devwidth,
			     DEV_FLAGS_IN | flags, auide->regbase);
370 371 372
 	auide->rx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );
	
	/* We also need to add a target device for the DMA */
373 374
	auide_init_dbdma_dev(&target_dev_tab, (u32)DSCR_CMD0_ALWAYS, tsize,
			     devwidth, DEV_FLAGS_ANYUSE, auide->regbase);
375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392
	auide->target_dev_id = au1xxx_ddma_add_device(&target_dev_tab);	
 
	/* Get a channel for TX */
	auide->tx_chan = au1xxx_dbdma_chan_alloc(auide->target_dev_id,
						 auide->tx_dev_id,
						 auide_ddma_tx_callback,
						 (void*)auide);
 
	/* Get a channel for RX */
	auide->rx_chan = au1xxx_dbdma_chan_alloc(auide->rx_dev_id,
						 auide->target_dev_id,
						 auide_ddma_rx_callback,
						 (void*)auide);

	auide->tx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->tx_chan,
							     NUM_DESCRIPTORS);
	auide->rx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->rx_chan,
							     NUM_DESCRIPTORS);
393 394 395

	/* FIXME: check return value */
	(void)ide_allocate_dma_engine(hwif);
396 397 398 399 400 401
	
	au1xxx_dbdma_start( auide->tx_chan );
	au1xxx_dbdma_start( auide->rx_chan );
 
	return 0;
} 
402
#else
403
static int auide_ddma_init(ide_hwif_t *hwif, const struct ide_port_info *d)
404
{
405
	_auide_hwif *auide = &auide_hwif;
406 407
	dbdev_tab_t source_dev_tab;
	int flags;
408

409 410 411 412
#ifdef IDE_AU1XXX_BURSTMODE 
	flags = DEV_FLAGS_SYNC | DEV_FLAGS_BURSTABLE;
#else
	flags = DEV_FLAGS_SYNC;
413 414
#endif

415
	/* setup dev_tab for tx channel */
416 417
	auide_init_dbdma_dev(&source_dev_tab, (u32)DSCR_CMD0_ALWAYS, 8, 32,
			     DEV_FLAGS_OUT | flags, auide->regbase);
418 419
 	auide->tx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );

420 421
	auide_init_dbdma_dev(&source_dev_tab, (u32)DSCR_CMD0_ALWAYS, 8, 32,
			     DEV_FLAGS_IN | flags, auide->regbase);
422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444
 	auide->rx_dev_id = au1xxx_ddma_add_device( &source_dev_tab );
	
	/* Get a channel for TX */
	auide->tx_chan = au1xxx_dbdma_chan_alloc(DSCR_CMD0_ALWAYS,
						 auide->tx_dev_id,
						 NULL,
						 (void*)auide);
 
	/* Get a channel for RX */
	auide->rx_chan = au1xxx_dbdma_chan_alloc(auide->rx_dev_id,
						 DSCR_CMD0_ALWAYS,
						 NULL,
						 (void*)auide);
 
	auide->tx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->tx_chan,
							     NUM_DESCRIPTORS);
	auide->rx_desc_head = (void*)au1xxx_dbdma_ring_alloc(auide->rx_chan,
							     NUM_DESCRIPTORS);
 
	au1xxx_dbdma_start( auide->tx_chan );
	au1xxx_dbdma_start( auide->rx_chan );
 	
	return 0;
445
}
446
#endif
447

448
static void auide_setup_ports(struct ide_hw *hw, _auide_hwif *ahwif)
449
{
450
	int i;
451
	unsigned long *ata_regs = hw->io_ports_array;
452 453

	/* FIXME? */
454
	for (i = 0; i < 8; i++)
455
		*ata_regs++ = ahwif->regbase + (i << IDE_REG_SHIFT);
456 457

	/* set the Alternative Status register */
458
	*ata_regs = ahwif->regbase + (14 << IDE_REG_SHIFT);
459 460
}

461 462 463 464 465
#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA
static const struct ide_tp_ops au1xxx_tp_ops = {
	.exec_command		= ide_exec_command,
	.read_status		= ide_read_status,
	.read_altstatus		= ide_read_altstatus,
466
	.write_devctl		= ide_write_devctl,
467

468
	.dev_select		= ide_dev_select,
469 470 471 472 473 474 475 476
	.tf_load		= ide_tf_load,
	.tf_read		= ide_tf_read,

	.input_data		= au1xxx_input_data,
	.output_data		= au1xxx_output_data,
};
#endif

477 478 479 480 481
static const struct ide_port_ops au1xxx_port_ops = {
	.set_pio_mode		= au1xxx_set_pio_mode,
	.set_dma_mode		= auide_set_dma_mode,
};

482
static const struct ide_port_info au1xxx_port_info = {
483
	.init_dma		= auide_ddma_init,
484 485 486
#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA
	.tp_ops			= &au1xxx_tp_ops,
#endif
487
	.port_ops		= &au1xxx_port_ops,
488 489 490
#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
	.dma_ops		= &au1xxx_dma_ops,
#endif
491
	.host_flags		= IDE_HFLAG_POST_SET_MODE |
492
				  IDE_HFLAG_NO_IO_32BIT |
493 494 495 496 497
				  IDE_HFLAG_UNMASK_IRQS,
	.pio_mask		= ATA_PIO4,
#ifdef CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA
	.mwdma_mask		= ATA_MWDMA2,
#endif
498
	.chipset		= ide_au1xxx,
499 500
};

501
static int au_ide_probe(struct platform_device *dev)
502
{
503
	_auide_hwif *ahwif = &auide_hwif;
504
	struct resource *res;
505
	struct ide_host *host;
506
	int ret = 0;
507
	struct ide_hw hw, *hws[] = { &hw };
508 509

#if defined(CONFIG_BLK_DEV_IDE_AU1XXX_MDMA2_DBDMA)
510
	char *mode = "MWDMA2";
511
#elif defined(CONFIG_BLK_DEV_IDE_AU1XXX_PIO_DBDMA)
512
	char *mode = "PIO+DDMA(offload)";
513 514
#endif

515
	memset(&auide_hwif, 0, sizeof(_auide_hwif));
516
	ahwif->irq = platform_get_irq(dev, 0);
517

518
	res = platform_get_resource(dev, IORESOURCE_MEM, 0);
519 520

	if (res == NULL) {
521
		pr_debug("%s %d: no base address\n", DRV_NAME, dev->id);
522
		ret = -ENODEV;
523 524 525
		goto out;
	}
	if (ahwif->irq < 0) {
526
		pr_debug("%s %d: no IRQ\n", DRV_NAME, dev->id);
527
		ret = -ENODEV;
528 529 530
		goto out;
	}

531
	if (!request_mem_region(res->start, resource_size(res), dev->name)) {
532
		pr_debug("%s: request_mem_region failed\n", DRV_NAME);
533
		ret =  -EBUSY;
534
		goto out;
535
	}
536

537
	ahwif->regbase = (u32)ioremap(res->start, resource_size(res));
538 539 540 541 542
	if (ahwif->regbase == 0) {
		ret = -ENOMEM;
		goto out;
	}

543 544 545 546 547 548 549 550
	res = platform_get_resource(dev, IORESOURCE_DMA, 0);
	if (!res) {
		pr_debug("%s: no DDMA ID resource\n", DRV_NAME);
		ret = -ENODEV;
		goto out;
	}
	ahwif->ddma_id = res->start;

551 552
	memset(&hw, 0, sizeof(hw));
	auide_setup_ports(&hw, ahwif);
553
	hw.irq = ahwif->irq;
554
	hw.dev = &dev->dev;
555

556
	ret = ide_host_add(&au1xxx_port_info, hws, 1, &host);
557
	if (ret)
558
		goto out;
559

560
	auide_hwif.hwif = host->ports[0];
561

562
	platform_set_drvdata(dev, host);
563

564
	printk(KERN_INFO "Au1xxx IDE(builtin) configured for %s\n", mode );
565

566 567
 out:
	return ret;
568 569
}

570
static int au_ide_remove(struct platform_device *dev)
571 572
{
	struct resource *res;
573
	struct ide_host *host = platform_get_drvdata(dev);
574
	_auide_hwif *ahwif = &auide_hwif;
575

576
	ide_host_remove(host);
577 578 579

	iounmap((void *)ahwif->regbase);

580
	res = platform_get_resource(dev, IORESOURCE_MEM, 0);
581
	release_mem_region(res->start, resource_size(res));
582 583 584 585

	return 0;
}

586 587 588 589
static struct platform_driver au1200_ide_driver = {
	.driver = {
		.name		= "au1200-ide",
	},
590 591 592 593
	.probe 		= au_ide_probe,
	.remove		= au_ide_remove,
};

594
module_platform_driver(au1200_ide_driver);
595 596 597

MODULE_LICENSE("GPL");
MODULE_DESCRIPTION("AU1200 IDE driver");