pata_cs5530.c 10.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37
/*
 * pata-cs5530.c 	- CS5530 PATA for new ATA layer
 *			  (C) 2005 Red Hat Inc
 *			  Alan Cox <alan@redhat.com>
 *
 * based upon cs5530.c by Mark Lord.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 *
 * Loosely based on the piix & svwks drivers.
 *
 * Documentation:
 *	Available from AMD web site.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/blkdev.h>
#include <linux/delay.h>
#include <scsi/scsi_host.h>
#include <linux/libata.h>
#include <linux/dmi.h>

#define DRV_NAME	"pata_cs5530"
Jeff Garzik's avatar
Jeff Garzik committed
38
#define DRV_VERSION	"0.7.4"
39

Tejun Heo's avatar
Tejun Heo committed
40 41 42 43 44 45 46
static void __iomem *cs5530_port_base(struct ata_port *ap)
{
	unsigned long bmdma = (unsigned long)ap->ioaddr.bmdma_addr;

	return (void __iomem *)((bmdma & ~0x0F) + 0x20 + 0x10 * ap->port_no);
}

47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
/**
 *	cs5530_set_piomode		-	PIO setup
 *	@ap: ATA interface
 *	@adev: device on the interface
 *
 *	Set our PIO requirements. This is fairly simple on the CS5530
 *	chips.
 */

static void cs5530_set_piomode(struct ata_port *ap, struct ata_device *adev)
{
	static const unsigned int cs5530_pio_timings[2][5] = {
		{0x00009172, 0x00012171, 0x00020080, 0x00032010, 0x00040010},
		{0xd1329172, 0x71212171, 0x30200080, 0x20102010, 0x00100010}
	};
Tejun Heo's avatar
Tejun Heo committed
62
	void __iomem *base = cs5530_port_base(ap);
63 64 65 66
	u32 tuning;
	int format;

	/* Find out which table to use */
Tejun Heo's avatar
Tejun Heo committed
67
	tuning = ioread32(base + 0x04);
68 69 70 71 72 73
	format = (tuning & 0x80000000UL) ? 1 : 0;

	/* Now load the right timing register */
	if (adev->devno)
		base += 0x08;

Tejun Heo's avatar
Tejun Heo committed
74
	iowrite32(cs5530_pio_timings[format][adev->pio_mode - XFER_PIO_0], base);
75 76 77 78 79 80 81 82 83 84 85 86 87 88
}

/**
 *	cs5530_set_dmamode		-	DMA timing setup
 *	@ap: ATA interface
 *	@adev: Device being configured
 *
 *	We cannot mix MWDMA and UDMA without reloading timings each switch
 *	master to slave. We track the last DMA setup in order to minimise
 *	reloads.
 */

static void cs5530_set_dmamode(struct ata_port *ap, struct ata_device *adev)
{
Tejun Heo's avatar
Tejun Heo committed
89
	void __iomem *base = cs5530_port_base(ap);
90 91 92 93
	u32 tuning, timing = 0;
	u8 reg;

	/* Find out which table to use */
Tejun Heo's avatar
Tejun Heo committed
94
	tuning = ioread32(base + 0x04);
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114

	switch(adev->dma_mode) {
		case XFER_UDMA_0:
			timing  = 0x00921250;break;
		case XFER_UDMA_1:
			timing  = 0x00911140;break;
		case XFER_UDMA_2:
			timing  = 0x00911030;break;
		case XFER_MW_DMA_0:
			timing  = 0x00077771;break;
		case XFER_MW_DMA_1:
			timing  = 0x00012121;break;
		case XFER_MW_DMA_2:
			timing  = 0x00002020;break;
		default:
			BUG();
	}
	/* Merge in the PIO format bit */
	timing |= (tuning & 0x80000000UL);
	if (adev->devno == 0) /* Master */
Tejun Heo's avatar
Tejun Heo committed
115
		iowrite32(timing, base + 0x04);
116 117 118 119 120
	else {
		if (timing & 0x00100000)
			tuning |= 0x00100000;	/* UDMA for both */
		else
			tuning &= ~0x00100000;	/* MWDMA for both */
Tejun Heo's avatar
Tejun Heo committed
121 122
		iowrite32(tuning, base + 0x04);
		iowrite32(timing, base + 0x0C);
123 124 125
	}

	/* Set the DMA capable bit in the BMDMA area */
Tejun Heo's avatar
Tejun Heo committed
126
	reg = ioread8(ap->ioaddr.bmdma_addr + ATA_DMA_STATUS);
127
	reg |= (1 << (5 + adev->devno));
Tejun Heo's avatar
Tejun Heo committed
128
	iowrite8(reg, ap->ioaddr.bmdma_addr + ATA_DMA_STATUS);
129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169

	/* Remember the last DMA setup we did */

	ap->private_data = adev;
}

/**
 *	cs5530_qc_issue_prot	-	command issue
 *	@qc: command pending
 *
 *	Called when the libata layer is about to issue a command. We wrap
 *	this interface so that we can load the correct ATA timings if
 *	neccessary.  Specifically we have a problem that there is only
 *	one MWDMA/UDMA bit.
 */

static unsigned int cs5530_qc_issue_prot(struct ata_queued_cmd *qc)
{
	struct ata_port *ap = qc->ap;
	struct ata_device *adev = qc->dev;
	struct ata_device *prev = ap->private_data;

	/* See if the DMA settings could be wrong */
	if (adev->dma_mode != 0 && adev != prev && prev != NULL) {
		/* Maybe, but do the channels match MWDMA/UDMA ? */
		if ((adev->dma_mode >= XFER_UDMA_0 && prev->dma_mode < XFER_UDMA_0) ||
		    (adev->dma_mode < XFER_UDMA_0 && prev->dma_mode >= XFER_UDMA_0))
		    	/* Switch the mode bits */
		    	cs5530_set_dmamode(ap, adev);
	}

	return ata_qc_issue_prot(qc);
}

static struct scsi_host_template cs5530_sht = {
	.module			= THIS_MODULE,
	.name			= DRV_NAME,
	.ioctl			= ata_scsi_ioctl,
	.queuecommand		= ata_scsi_queuecmd,
	.can_queue		= ATA_DEF_QUEUE,
	.this_id		= ATA_SHT_THIS_ID,
170
	.sg_tablesize		= LIBATA_DUMB_MAX_PRD,
171 172 173 174 175 176
	.cmd_per_lun		= ATA_SHT_CMD_PER_LUN,
	.emulated		= ATA_SHT_EMULATED,
	.use_clustering		= ATA_SHT_USE_CLUSTERING,
	.proc_name		= DRV_NAME,
	.dma_boundary		= ATA_DMA_BOUNDARY,
	.slave_configure	= ata_scsi_slave_config,
177
	.slave_destroy		= ata_scsi_slave_destroy,
178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198
	.bios_param		= ata_std_bios_param,
};

static struct ata_port_operations cs5530_port_ops = {
	.set_piomode	= cs5530_set_piomode,
	.set_dmamode	= cs5530_set_dmamode,
	.mode_filter	= ata_pci_default_filter,

	.tf_load	= ata_tf_load,
	.tf_read	= ata_tf_read,
	.check_status 	= ata_check_status,
	.exec_command	= ata_exec_command,
	.dev_select 	= ata_std_dev_select,

	.bmdma_setup 	= ata_bmdma_setup,
	.bmdma_start 	= ata_bmdma_start,
	.bmdma_stop	= ata_bmdma_stop,
	.bmdma_status 	= ata_bmdma_status,

	.freeze		= ata_bmdma_freeze,
	.thaw		= ata_bmdma_thaw,
199
	.error_handler	= ata_bmdma_error_handler,
200
	.post_internal_cmd = ata_bmdma_post_internal_cmd,
201
	.cable_detect	= ata_cable_40wire,
202

203
	.qc_prep 	= ata_dumb_qc_prep,
204
	.qc_issue	= cs5530_qc_issue_prot,
205

Tejun Heo's avatar
Tejun Heo committed
206
	.data_xfer	= ata_data_xfer,
207 208 209

	.irq_handler	= ata_interrupt,
	.irq_clear	= ata_bmdma_irq_clear,
210
	.irq_on		= ata_irq_on,
211

212
	.port_start	= ata_sff_port_start,
213 214
};

215
static const struct dmi_system_id palmax_dmi_table[] = {
216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234
	{
		.ident = "Palmax PD1100",
		.matches = {
			DMI_MATCH(DMI_SYS_VENDOR, "Cyrix"),
			DMI_MATCH(DMI_PRODUCT_NAME, "Caddis"),
		},
	},
	{ }
};

static int cs5530_is_palmax(void)
{
	if (dmi_check_system(palmax_dmi_table)) {
		printk(KERN_INFO "Palmax PD1100: Disabling DMA on docking port.\n");
		return 1;
	}
	return 0;
}

235

236
/**
237
 *	cs5530_init_chip	-	Chipset init
238
 *
239 240
 *	Perform the chip initialisation work that is shared between both
 *	setup and resume paths
241
 */
242

243
static int cs5530_init_chip(void)
244
{
245
	struct pci_dev *master_0 = NULL, *cs5530_0 = NULL, *dev = NULL;
246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266

	while ((dev = pci_get_device(PCI_VENDOR_ID_CYRIX, PCI_ANY_ID, dev)) != NULL) {
		switch (dev->device) {
			case PCI_DEVICE_ID_CYRIX_PCI_MASTER:
				master_0 = pci_dev_get(dev);
				break;
			case PCI_DEVICE_ID_CYRIX_5530_LEGACY:
				cs5530_0 = pci_dev_get(dev);
				break;
		}
	}
	if (!master_0) {
		printk(KERN_ERR DRV_NAME ": unable to locate PCI MASTER function\n");
		goto fail_put;
	}
	if (!cs5530_0) {
		printk(KERN_ERR DRV_NAME ": unable to locate CS5530 LEGACY function\n");
		goto fail_put;
	}

	pci_set_master(cs5530_0);
Randy Dunlap's avatar
Randy Dunlap committed
267
	pci_try_set_mwi(cs5530_0);
268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314

	/*
	 * Set PCI CacheLineSize to 16-bytes:
	 * --> Write 0x04 into 8-bit PCI CACHELINESIZE reg of function 0 of the cs5530
	 *
	 * Note: This value is constant because the 5530 is only a Geode companion
	 */

	pci_write_config_byte(cs5530_0, PCI_CACHE_LINE_SIZE, 0x04);

	/*
	 * Disable trapping of UDMA register accesses (Win98 hack):
	 * --> Write 0x5006 into 16-bit reg at offset 0xd0 of function 0 of the cs5530
	 */

	pci_write_config_word(cs5530_0, 0xd0, 0x5006);

	/*
	 * Bit-1 at 0x40 enables MemoryWriteAndInvalidate on internal X-bus:
	 * The other settings are what is necessary to get the register
	 * into a sane state for IDE DMA operation.
	 */

	pci_write_config_byte(master_0, 0x40, 0x1e);

	/*
	 * Set max PCI burst size (16-bytes seems to work best):
	 *	   16bytes: set bit-1 at 0x41 (reg value of 0x16)
	 *	all others: clear bit-1 at 0x41, and do:
	 *	  128bytes: OR 0x00 at 0x41
	 *	  256bytes: OR 0x04 at 0x41
	 *	  512bytes: OR 0x08 at 0x41
	 *	 1024bytes: OR 0x0c at 0x41
	 */

	pci_write_config_byte(master_0, 0x41, 0x14);

	/*
	 * These settings are necessary to get the chip
	 * into a sane state for IDE DMA operation.
	 */

	pci_write_config_byte(master_0, 0x42, 0x00);
	pci_write_config_byte(master_0, 0x43, 0xc1);

	pci_dev_put(master_0);
	pci_dev_put(cs5530_0);
315
	return 0;
316 317 318 319 320 321 322 323
fail_put:
	if (master_0)
		pci_dev_put(master_0);
	if (cs5530_0)
		pci_dev_put(cs5530_0);
	return -ENODEV;
}

324 325 326 327 328 329 330 331 332 333 334 335
/**
 *	cs5530_init_one		-	Initialise a CS5530
 *	@dev: PCI device
 *	@id: Entry in match table
 *
 *	Install a driver for the newly found CS5530 companion chip. Most of
 *	this is just housekeeping. We have to set the chip up correctly and
 *	turn off various bits of emulation magic.
 */

static int cs5530_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
{
Tejun Heo's avatar
Tejun Heo committed
336
	static const struct ata_port_info info = {
337
		.sht = &cs5530_sht,
338
		.flags = ATA_FLAG_SLAVE_POSS,
339 340 341 342 343 344
		.pio_mask = 0x1f,
		.mwdma_mask = 0x07,
		.udma_mask = 0x07,
		.port_ops = &cs5530_port_ops
	};
	/* The docking connector doesn't do UDMA, and it seems not MWDMA */
Tejun Heo's avatar
Tejun Heo committed
345
	static const struct ata_port_info info_palmax_secondary = {
346
		.sht = &cs5530_sht,
347
		.flags = ATA_FLAG_SLAVE_POSS,
348 349 350
		.pio_mask = 0x1f,
		.port_ops = &cs5530_port_ops
	};
Tejun Heo's avatar
Tejun Heo committed
351
	const struct ata_port_info *ppi[] = { &info, NULL };
352

353 354 355
	/* Chip initialisation */
	if (cs5530_init_chip())
		return -ENODEV;
356

357
	if (cs5530_is_palmax())
Tejun Heo's avatar
Tejun Heo committed
358
		ppi[1] = &info_palmax_secondary;
359 360

	/* Now kick off ATA set up */
Tejun Heo's avatar
Tejun Heo committed
361
	return ata_pci_init_one(pdev, ppi);
362 363
}

364
#ifdef CONFIG_PM
365 366 367
static int cs5530_reinit_one(struct pci_dev *pdev)
{
	/* If we fail on resume we are doomed */
368 369
	if (cs5530_init_chip())
		BUG();
370 371
	return ata_pci_device_resume(pdev);
}
372
#endif /* CONFIG_PM */
373

374 375 376 377
static const struct pci_device_id cs5530[] = {
	{ PCI_VDEVICE(CYRIX, PCI_DEVICE_ID_CYRIX_5530_IDE), },

	{ },
378 379 380
};

static struct pci_driver cs5530_pci_driver = {
381
	.name 		= DRV_NAME,
382 383
	.id_table	= cs5530,
	.probe 		= cs5530_init_one,
384
	.remove		= ata_pci_remove_one,
385
#ifdef CONFIG_PM
386 387
	.suspend	= ata_pci_device_suspend,
	.resume		= cs5530_reinit_one,
388
#endif
389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408
};

static int __init cs5530_init(void)
{
	return pci_register_driver(&cs5530_pci_driver);
}

static void __exit cs5530_exit(void)
{
	pci_unregister_driver(&cs5530_pci_driver);
}

MODULE_AUTHOR("Alan Cox");
MODULE_DESCRIPTION("low-level driver for the Cyrix/NS/AMD 5530");
MODULE_LICENSE("GPL");
MODULE_DEVICE_TABLE(pci, cs5530);
MODULE_VERSION(DRV_VERSION);

module_init(cs5530_init);
module_exit(cs5530_exit);