Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
128
Merged
1,854
Closed
357
All
2,339
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Popularity
misc(trivial) improve about nir and mesa by use util_call_once_data
!19625
· created
Nov 09, 2022
by
Yonggang Luo
NIR
mesa
12
updated
Dec 21, 2022
nir: fuse b2f32 + float comparison to according scmp operation + handle additional ops on r600
!19074
· created
Oct 14, 2022
by
Gert Wollny
NIR
lima
r600
vc4
3
updated
Nov 15, 2022
Draft: RFC: Move terminating if-statement to the bottom of the loop
!18399
· created
Sep 03, 2022
by
Ian Romanick
NIR
intel
25
updated
Mar 19, 2024
nir/algebraic: Use udiv for source of txf
!17744
· created
Jul 25, 2022
by
Ian Romanick
NIR
2
updated
Jul 25, 2022
nir: Add pass to handle out-of-bounds access to image ranges and use it in virgl
!16606
· created
May 19, 2022
by
Gert Wollny
NIR
virgl
0
updated
Aug 19, 2022
WIP: nir: new lower divergent barriers pass
!16450
· created
May 11, 2022
by
Lionel Landwerlin
ANV
NIR
10
updated
Sep 21, 2022
nir-to-tgsi: fix swizzle for double immediate
!16375
· created
May 06, 2022
by
Charmaine Lee
NIR
TGSI
svga
8
updated
May 11, 2022
TGSI/NTT: Add support for passing fp16 info on when driver supports it
!16321
· created
May 04, 2022
by
Gert Wollny
NIR
TGSI
virgl
6
updated
Aug 04, 2023
nir: improve chase_binding
!15958
· created
Apr 14, 2022
by
Mike Blumenkrantz
NIR
0
ntt: fix write mask for 64 bit to 32 bit conversions when dest is register
!15947
· created
Apr 14, 2022
by
Gert Wollny
NIR
TGSI
virgl
3
updated
Apr 14, 2022
nir: Don't lower io arrays to elms (no_indirects) in TCS, MESH, and TASK shaders
!15815
· created
Apr 08, 2022
by
Gert Wollny
NIR
1
updated
Apr 08, 2022
nir/dead_cf: remove everything after discard/demote in the top level CF
!15104
· created
Feb 21, 2022
by
Samuel Pitoiset
NIR
10
updated
Mar 30, 2022
nir: Add and use glsl_get_shared_size_align_bytes()
!15015
· created
Feb 14, 2022
by
Caio Oliveira
ANV
NIR
gallium
turnip
v3dv
6
updated
Mar 01, 2022
nir: Add handling large constants in vectors
!14972
· created
Feb 10, 2022
by
Michael Skorokhodov
NIR
intel-fs
25
updated
Oct 28, 2022
gallivm/nir: Handle nir_intrinsic_image_load
!14860
· created
Feb 03, 2022
by
Corentin Noël
NIR
12
updated
Apr 22, 2022
nir/lower_uniforms: avoid creating multiple ubo0 variables
!13495
· created
Oct 22, 2021
by
Mike Blumenkrantz
NIR
6
updated
Jul 16, 2022
WIP: nir: Add variable modes for textures and atomic counters
!13418
· created
Oct 18, 2021
by
Faith Ekstrand
NIR
0
updated
Oct 19, 2021
WIP: nir: Lower function_temp atomics to load/alu/store
!13313
· created
Oct 12, 2021
by
Faith Ekstrand
NIR
OpenCL
7
updated
Dec 11, 2021
intel: Many changes to loop flow control and discard instructions (some radeonsi changes too)
!13095
· created
Sep 29, 2021
by
Ian Romanick
NIR
crocus
i965
iris
radeonsi
68
updated
May 04, 2022
RFC: nir/gcm: more heuristics
!12841
· created
Sep 14, 2021
by
Timothy Arceri
NIR
0
updated
Nov 21, 2022
Prev
1
2
3
4
5
6
7
Next