Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
129
Merged
1,851
Closed
357
All
2,337
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Updated date
nir/divergence: separately indicate whether loops have divergent continues or breaks
!28627
· created
Apr 08, 2024
by
Daniel Schürmann
NAK
NIR
8
updated
Apr 11, 2024
nir/lower_robust_access: also handle image derefs
!28681
· created
Apr 10, 2024
by
Alyssa Rosenzweig
NIR
1
updated
Apr 11, 2024
llvmpipe,nir: Emit debug information (shader debugging using GDB)
!28613
· created
Apr 06, 2024
by
Konstantin Seurer
NIR
llvmpipe
2
5
updated
Apr 10, 2024
nir/deref: calculate implicit stride in opt_replace_struct_wrapper_cast
!27640
· created
Feb 15, 2024
by
Karol Herbst
NIR
11
updated
Apr 05, 2024
mesa, radeonsi: Replace SHA1 with BLAKE3 in shader_info
!28156
· created
Mar 13, 2024
by
Saroj Kumar
GLSL
NIR
SPIR-V
gallium
mesa
meson
radeonsi
util
28
updated
Apr 04, 2024
spirv: Properly handle cross-invocation TCS output access
!28537
· created
Apr 03, 2024
by
Faith Ekstrand
ANV
NAK
NIR
SPIR-V
freedreno
hasvk
lavapipe
mesa
turnip
7
updated
Apr 03, 2024
nir: I/O vector access improvements
!25916
· created
Oct 26, 2023
by
Faith Ekstrand
ANV
NIR
RADV
SPIR-V
d3d12
freedreno
gallium
hasvk
intel-vec4
ir3
lavapipe
mesa
nouveau
r600
turnip
v3d
v3dv
zink
7
updated
Apr 03, 2024
nir: Move nir_tess_levels_defined_in_all_invocations from RadeonSI to NIR.
!28491
· created
Mar 31, 2024
by
Timur Kristóf
NIR
radeonsi
12
updated
Apr 02, 2024
Draft: Rusticl: Add support for Program Scope Global Variables
1 of 4 checklist items completed
!24515
· created
Aug 06, 2023
by
Karol Herbst
NIR
Rusticl
SPIR-V
docs
1
2
updated
Mar 29, 2024
nir, ac/nir: Add workgroup divergence analysis pass and use it for mesh shader output counts
!27797
· created
Feb 26, 2024
by
Timur Kristóf
AMD common
NIR
24
updated
Mar 27, 2024
Draft: ttn: add missing opcode TG4
!15883
· created
Apr 12, 2022
by
Filip Gawin
NIR
TGSI
nine
1
4
updated
Mar 24, 2024
ttn: unconditionally call nir_shader_gather_info
!27460
· created
Feb 05, 2024
by
Pavel Ondračka
NIR
1
14
updated
Mar 23, 2024
nir/loop_unroll: Alternate loop unrolling heuristic
!22318
· created
Apr 05, 2023
by
Ian Romanick
NIR
1
updated
Mar 20, 2024
Draft: RFC: Move terminating if-statement to the bottom of the loop
!18399
· created
Sep 03, 2022
by
Ian Romanick
NIR
intel
25
updated
Mar 19, 2024
treewide: Replace the usage of PIPE_SHADER_* enum values with MESA_SHADER_* enum values and rename gl_shader_stage to mesa_shader_stage
!23412
· created
Jun 03, 2023
by
Yonggang Luo
GLSL
NIR
gallium
mesa
0
updated
Mar 19, 2024
nir_loop_analyze: Fix iteration count guessing for loops with i <= limit
!27902
· created
Feb 29, 2024
by
Jesse Natalie
NIR
dozen
11
updated
Mar 12, 2024
Draft: anv: Gfx9/11/12 support for shaderStorageImageReadWithoutFormat
!22524
· created
Apr 17, 2023
by
Lionel Landwerlin
ANV
NIR
intel-fs
14
updated
Mar 08, 2024
nir_lower_point_size_mov fixes
!5297
· created
Jun 02, 2020
by
Erik Faye-Lund
NIR
9
updated
Mar 04, 2024
Draft: nir: Smarter memcpy lowering
!24764
· created
Aug 18, 2023
by
Faith Ekstrand
NIR
17
updated
Feb 14, 2024
nir_to_tgsi: Using NOLTIS for ffma fusing
!18849
· created
Sep 27, 2022
by
Emma Anholt
NIR
TGSI
1
3
updated
Feb 12, 2024
Prev
1
2
3
4
5
6
7
Next