Skip to content

intel: gen12 workaround pipe controls with post sync in compute mode

Lionel Landwerlin requested to merge llandwerlin/mesa:review/gen12-workaround-compute-post-sync into master

Turns out we have exactly the same workaround in Iris for Gen9.

We're missing it in Anv for Gen9.

Edited by Lionel Landwerlin

Merge request reports