pan/midgard: Implement register-pressure aware scheduling algorithm
Might be fun :) Figure out an algorithm for register-pressure aware scheduling (will involve reading some papers, I know..), and implement it in midgard_schedule.c (see mir_choose_instruction
) to optimize not just for cycle count but also register pressure, as lower pressure = more threads and less spills.