Skip to content
Commit d817f2c6 authored by Guido Günther's avatar Guido Günther Committed by Marge Bot
Browse files

etnaviv: drm: Don't miscalculate timeout



The current code overflows (s * 1000000000) for s >= 5 but that is
e.g. used in etna_bo_cpu_prep.

Signed-off-by: default avatarGuido Günther <agx@sigxcpu.org>
Reviewed-by: default avatarJonathan Marek <jonathan@marek.ca>
Tested-by: Marge Bot <!3509>
Part-of: <!3509>
parent 047162d9
Loading
Loading
Loading
Pipeline #99871 passed with stages
in 22 minutes and 42 seconds
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment