Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
26
Merged
290
Closed
35
All
351
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Milestone due date
Revert "glx: Fix drawable refcounting for naked Windows"
!19972
· created
Nov 24, 2022
by
Martin Roukala
Mesa 22.3 Release Blockers
GLX
RADV
freedreno
llvmpipe
panfrost
radeon
radeonsi
softpipe
virgl
zink
Merged
12
updated
Apr 25, 2023
util: Removing `_MTX_INITIALIZER_NP` by moving all callers to `simple_mtx`
!21284
· created
Feb 13, 2023
by
Yonggang Luo
Needs review
EGL
GLX
VDPAU
Windows
android
freedreno
gallium
loader
meson
nine
nouveau
turnip
util
v3d
v3dv
vc4
virgl
vulkan
Merged
1
14
updated
May 31, 2023
ci/intel: split asus-cx9400-volteer into acer-cp514-2h-11{30,60}g7-volteer
!27877
· created
Feb 29, 2024
by
David Heidelberg
CI
virgl
zink
Merged
0
updated
Mar 07, 2024
virgl: Virgl improvements from Viogpu4Win
!27308
· created
Jan 26, 2024
by
Max R
meson
virgl
Merged
21
updated
Feb 05, 2024
virgl: use PIPE_MAX_SAMPLERS in bind_samplers_states
!27251
· created
Jan 24, 2024
by
Ryan Neph
virgl
Merged
Approved
1
updated
Jan 29, 2024
virgl: Use better reporting for mirror_clamp features
!27106
· created
Jan 17, 2024
by
Gert Wollny
virgl
Merged
10
updated
Jan 31, 2024
virgl: Assert build_id_note before dereferencing it
!26924
· created
Jan 08, 2024
by
Corentin Noël
virgl
Merged
0
updated
Jan 08, 2024
virgl: Only send the same amount of data than declared in pipe_sampler_state
!26856
· created
Jan 02, 2024
by
Corentin Noël
virgl
Merged
3
updated
Jan 04, 2024
ci/lava: separate HW definitions from SW
!26722
· created
Dec 16, 2023
by
David Heidelberg
CI
freedreno
lima
panfrost
virgl
zink
Merged
15
updated
Dec 20, 2023
gallium: remove unbind_trailing_count from set_vertex_buffers
!26309
· created
Nov 21, 2023
by
Marek Olšák
asahi
crocus
d3d12
etnaviv
freedreno
gallium
i915
i915g
iris
lavapipe
lima
llvmpipe
nine
nouveau
panfrost
r300
r600
radeonsi
softpipe
svga
tegra
v3d
vc4
virgl
zink
Merged
2
29
updated
Jan 14, 2024
amd/ci: track changes to the traces config file as well
!26278
· created
Nov 19, 2023
by
Eric Engestrom
CI
crocus
freedreno
i915g
lavapipe
llvmpipe
panfrost
virgl
zink
Merged
1
updated
Dec 08, 2023
venus: enable explicit modifiers for linux wsi
!26240
· created
Nov 16, 2023
by
Ryan Neph
venus
virgl
Merged
45
updated
Dec 06, 2023
virgl: fill the array_size when using cube texture and align to block for 3d texture
!26005
· created
Nov 02, 2023
by
Corentin Noël
virgl
Merged
1
updated
Nov 02, 2023
virgl: Implement clear_render_target and clear_depth_stencil
!25947
· created
Oct 29, 2023
by
Max R
virgl
Merged
8
updated
Nov 02, 2023
virgl: Fix logic for reporting PIPE_MIRROR_CLAMP
!25755
· created
Oct 16, 2023
by
Gert Wollny
virgl
Merged
1
updated
Oct 17, 2023
virgl: Use common clear_texture if host doesn't support the feature
!25580
· created
Oct 06, 2023
by
Gert Wollny
virgl
Merged
6
updated
Oct 09, 2023
virgl:Fix ITEM_CPY macro pointer copy bug
!25453
· created
Sep 28, 2023
by
liu cong
virgl
Merged
1
updated
Sep 30, 2023
virgl: report MIRROR_CLAMP features better
!25343
· created
Sep 22, 2023
by
Gert Wollny
virgl
Merged
2
updated
Sep 25, 2023
ci/intel: Updates from nightly runs
!25301
· created
Sep 19, 2023
by
Emma Anholt
CI
virgl
zink
Merged
1
0
updated
Sep 19, 2023
virgl: Cover all the formats defined in the virgl definition
!25295
· created
Sep 19, 2023
by
Corentin Noël
virgl
Merged
1
updated
Sep 22, 2023
Prev
1
2
3
4
5
…
15
Next