Skip to content
GitLab
Explore
Sign in
Register
Mesa
mesa
Merge requests
Open
14
Merged
124
Closed
22
All
160
Actions
Subscribe to RSS feed
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Created date
nir: split nir_opt_shrink_stores from nir_opt_shrink_vectors
!14480
· created
Jan 10, 2022
by
Daniel Schürmann
NIR
RADV
TGSI
etnaviv
intel
Merged
6
updated
Feb 11, 2022
nir_to_tgsi: TGSI register allocation
!14404
· created
Jan 04, 2022
by
Emma Anholt
NIR
TGSI
i915g
r300
Merged
1
17
updated
Feb 10, 2022
nir_to_tgsi: Fix addressing for R600, remove PIPE_CAP_TGSI_ANY_REG_AS_ADDRESS
!14360
· created
Dec 31, 2021
by
Emma Anholt
NIR
TGSI
r600
Merged
1
updated
Jan 04, 2022
nir_to_tgsi: Fix a bug in TXP detection after backend lowering.
!14322
· created
Dec 28, 2021
by
Emma Anholt
NIR
TGSI
r600
Merged
1
updated
Jan 12, 2022
r600: Use nir-to-tgsi instead of TGSI when the NIR debug opt is disabled.
4 of 5 checklist items completed
!14319
· created
Dec 28, 2021
by
Emma Anholt
NIR
TGSI
r600
Merged
35
updated
Apr 20, 2022
nir: opt_offsets for load_ubo_vec4 on non-native-integers
!14309
· created
Dec 26, 2021
by
Emma Anholt
NIR
TGSI
r300
r600
softpipe
Merged
11
updated
Feb 03, 2022
Add GL43 support on SVGA driver on GL43 capable SVGA device
!14270
· created
Dec 20, 2021
by
Neha Bhende
TGSI
svga
Merged
5
updated
Jan 19, 2022
nir_to_tgsi: Set the TGSI Precise flag for exact ALU instructions.
!14201
· created
Dec 15, 2021
by
Emma Anholt
NIR
TGSI
Merged
1
updated
Dec 16, 2021
nir_to_tgsi: Enable fdot_replicates flag.
!14200
· created
Dec 14, 2021
by
Emma Anholt
NIR
TGSI
Merged
20
updated
Jan 07, 2022
nir/ntt: Set a variable as invariant also if it is declared precise and pass invariant flag to TGSI
!14192
· created
Dec 14, 2021
by
Gert Wollny
NIR
TGSI
Closed
12
updated
Apr 09, 2022
nir_to_tgsi: register-allocate temporaries (and fix SSA temp release bugs)
!14158
· created
Dec 10, 2021
by
Emma Anholt
NIR
TGSI
softpipe
Closed
12
updated
Feb 10, 2022
st: Fix 64-bit vertex attrib index for TGSI path
!13363
· created
Oct 14, 2021
by
Neha Bhende
TGSI
Merged
12
updated
Oct 20, 2021
WIP: Clean up frexp/ldexp
!13272
· created
Oct 08, 2021
by
Faith Ekstrand
TGSI
4
updated
Oct 10, 2021
nir/opt_vectorize | nir/lower_alu_to_scalar: add callback for max vectorization width
!13080
· created
Sep 28, 2021
by
Daniel Schürmann
NIR
TGSI
bifrost
midgard
radeonsi
Merged
91
updated
Jun 01, 2022
mesa: Move the advanced blend bitmask to shader_info.
!12813
· created
Sep 11, 2021
by
Emma Anholt
NIR
TGSI
mesa
Merged
3
updated
Sep 13, 2021
nir_to_tgsi, virgl: Add debug flag to enable nir_to_tgsi, fix nir_to-tgsi bugs
!12800
· created
Sep 09, 2021
by
Emma Anholt
NIR
TGSI
gallium
virgl
Merged
19
updated
Oct 07, 2021
nir_to_tgsi: bugfixes for virgl
!12781
· created
Sep 08, 2021
by
Emma Anholt
NIR
TGSI
Merged
1
updated
Sep 09, 2021
tgsi_to_nir: force int type for LAYER output
!12709
· created
Sep 02, 2021
by
Mike Blumenkrantz
NIR
TGSI
difficulty: easy
Merged
5
updated
Sep 08, 2021
gallium/nir/tgsi: initialize file_max for inputs
!12440
· created
Aug 18, 2021
by
Erik Faye-Lund
TGSI
gallium
Closed
6
updated
Sep 07, 2021
nir_to_tgsi: Fix UBO declarations, make NIR SSBO/UBO var decls matchable to intrinsics
!12175
· created
Aug 02, 2021
by
Emma Anholt
NIR
TGSI
Merged
8
updated
Aug 31, 2021
Prev
1
2
3
4
5
6
7
8
Next