Skip to content

intel/xe3+: Set registers per thread for bindless shaders

Sagar Ghuge requested to merge sagarghuge/mesa:review/vrt into main

This includes MR !32664 (merged) .

Merge request reports

Loading