Skip to content

intel/compiler: fine-grained control of dispatch widths (fixed version)

Marcin Ślusarz requested to merge mslusarz/mesa:dispatch into main

The original patch was in !20535 (merged), but it got reverted in !20654 (merged), because it regressed too many tests on DG2. This iteration has these two fixes:

  • brw_simd_should_compile now correctly handles RT shaders (actual cause of failures)
  • simd_control array has the correct terminator (found by code inspection)

Now Intel Mesa CI passes with this patch.

Merge request reports