iris_resource.c 52.6 KB
Newer Older
1
2
3
4
5
6
/*
 * Copyright © 2017 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
7
8
9
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
10
 *
11
12
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
13
 *
14
15
16
17
18
19
20
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
21
 */
Kenneth Graunke's avatar
Kenneth Graunke committed
22
23
24
25
26
27
28
29
30

/**
 * @file iris_resource.c
 *
 * Resources are images, buffers, and other objects used by the GPU.
 *
 * XXX: explain resources
 */

31
32
33
34
35
36
#include <stdio.h>
#include <errno.h>
#include "pipe/p_defines.h"
#include "pipe/p_state.h"
#include "pipe/p_context.h"
#include "pipe/p_screen.h"
Kenneth Graunke's avatar
Kenneth Graunke committed
37
38
#include "util/os_memory.h"
#include "util/u_cpu_detect.h"
39
40
#include "util/u_inlines.h"
#include "util/u_format.h"
41
#include "util/u_threaded_context.h"
42
#include "util/u_transfer.h"
43
#include "util/u_transfer_helper.h"
44
45
#include "util/u_upload_mgr.h"
#include "util/ralloc.h"
46
47
#include "iris_batch.h"
#include "iris_context.h"
48
49
#include "iris_resource.h"
#include "iris_screen.h"
50
#include "intel/dev/gen_debug.h"
Kenneth Graunke's avatar
Kenneth Graunke committed
51
#include "isl/isl.h"
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
#include "drm-uapi/drm_fourcc.h"
#include "drm-uapi/i915_drm.h"

enum modifier_priority {
   MODIFIER_PRIORITY_INVALID = 0,
   MODIFIER_PRIORITY_LINEAR,
   MODIFIER_PRIORITY_X,
   MODIFIER_PRIORITY_Y,
   MODIFIER_PRIORITY_Y_CCS,
};

static const uint64_t priority_to_modifier[] = {
   [MODIFIER_PRIORITY_INVALID] = DRM_FORMAT_MOD_INVALID,
   [MODIFIER_PRIORITY_LINEAR] = DRM_FORMAT_MOD_LINEAR,
   [MODIFIER_PRIORITY_X] = I915_FORMAT_MOD_X_TILED,
   [MODIFIER_PRIORITY_Y] = I915_FORMAT_MOD_Y_TILED,
   [MODIFIER_PRIORITY_Y_CCS] = I915_FORMAT_MOD_Y_TILED_CCS,
};

static bool
modifier_is_supported(const struct gen_device_info *devinfo,
                      uint64_t modifier)
{
   /* XXX: do something real */
   switch (modifier) {
   case I915_FORMAT_MOD_Y_TILED:
   case I915_FORMAT_MOD_X_TILED:
   case DRM_FORMAT_MOD_LINEAR:
      return true;
   case I915_FORMAT_MOD_Y_TILED_CCS:
   case DRM_FORMAT_MOD_INVALID:
   default:
      return false;
   }
}

static uint64_t
select_best_modifier(struct gen_device_info *devinfo,
                     const uint64_t *modifiers,
                     int count)
{
   enum modifier_priority prio = MODIFIER_PRIORITY_INVALID;

   for (int i = 0; i < count; i++) {
      if (!modifier_is_supported(devinfo, modifiers[i]))
         continue;

      switch (modifiers[i]) {
      case I915_FORMAT_MOD_Y_TILED_CCS:
         prio = MAX2(prio, MODIFIER_PRIORITY_Y_CCS);
         break;
      case I915_FORMAT_MOD_Y_TILED:
         prio = MAX2(prio, MODIFIER_PRIORITY_Y);
         break;
      case I915_FORMAT_MOD_X_TILED:
         prio = MAX2(prio, MODIFIER_PRIORITY_X);
         break;
      case DRM_FORMAT_MOD_LINEAR:
         prio = MAX2(prio, MODIFIER_PRIORITY_LINEAR);
         break;
      case DRM_FORMAT_MOD_INVALID:
      default:
         break;
      }
   }

   return priority_to_modifier[prio];
}

static enum isl_surf_dim
target_to_isl_surf_dim(enum pipe_texture_target target)
{
   switch (target) {
   case PIPE_BUFFER:
   case PIPE_TEXTURE_1D:
   case PIPE_TEXTURE_1D_ARRAY:
      return ISL_SURF_DIM_1D;
   case PIPE_TEXTURE_2D:
   case PIPE_TEXTURE_CUBE:
   case PIPE_TEXTURE_RECT:
   case PIPE_TEXTURE_2D_ARRAY:
   case PIPE_TEXTURE_CUBE_ARRAY:
      return ISL_SURF_DIM_2D;
   case PIPE_TEXTURE_3D:
      return ISL_SURF_DIM_3D;
   case PIPE_MAX_TEXTURE_TYPES:
      break;
   }
   unreachable("invalid texture type");
}

143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
static void
iris_query_dmabuf_modifiers(struct pipe_screen *pscreen,
                            enum pipe_format pfmt,
                            int max,
                            uint64_t *modifiers,
                            unsigned int *external_only,
                            int *count)
{
   struct iris_screen *screen = (void *) pscreen;
   const struct gen_device_info *devinfo = &screen->devinfo;

   uint64_t all_modifiers[] = {
      DRM_FORMAT_MOD_LINEAR,
      I915_FORMAT_MOD_X_TILED,
      I915_FORMAT_MOD_Y_TILED,
      // XXX: (broken) I915_FORMAT_MOD_Y_TILED_CCS,
   };

   int supported_mods = 0;

   for (int i = 0; i < ARRAY_SIZE(all_modifiers); i++) {
      if (!modifier_is_supported(devinfo, all_modifiers[i]))
         continue;

      if (supported_mods < max) {
         if (modifiers)
            modifiers[supported_mods] = all_modifiers[i];

         if (external_only)
            external_only[supported_mods] = util_format_is_yuv(pfmt);
      }

      supported_mods++;
   }

   *count = supported_mods;
}

181
182
183
184
185
186
187
188
static isl_surf_usage_flags_t
pipe_bind_to_isl_usage(unsigned bindings)
{
   isl_surf_usage_flags_t usage = 0;

   if (bindings & PIPE_BIND_RENDER_TARGET)
      usage |= ISL_SURF_USAGE_RENDER_TARGET_BIT;

Kenneth Graunke's avatar
Kenneth Graunke committed
189
190
191
192
   if (bindings & PIPE_BIND_SAMPLER_VIEW)
      usage |= ISL_SURF_USAGE_TEXTURE_BIT;

   if (bindings & (PIPE_BIND_SHADER_IMAGE | PIPE_BIND_SHADER_BUFFER))
193
194
195
196
197
198
199
200
      usage |= ISL_SURF_USAGE_STORAGE_BIT;

   if (bindings & PIPE_BIND_DISPLAY_TARGET)
      usage |= ISL_SURF_USAGE_DISPLAY_BIT;

   return usage;
}

Kenneth Graunke's avatar
Kenneth Graunke committed
201
202
203
204
205
206
207
208
209
struct pipe_resource *
iris_resource_get_separate_stencil(struct pipe_resource *p_res)
{
   /* For packed depth-stencil, we treat depth as the primary resource
    * and store S8 as the "second plane" resource.
    */
   return p_res->next;
}

210
211
212
213
214
static void
iris_resource_set_separate_stencil(struct pipe_resource *p_res,
                                   struct pipe_resource *stencil)
{
   assert(util_format_has_depth(util_format_description(p_res->format)));
215
   pipe_resource_reference(&p_res->next, stencil);
216
217
}

218
219
220
221
222
223
224
225
226
227
228
void
iris_get_depth_stencil_resources(struct pipe_resource *res,
                                 struct iris_resource **out_z,
                                 struct iris_resource **out_s)
{
   if (!res) {
      *out_z = NULL;
      *out_s = NULL;
      return;
   }

229
   if (res->format != PIPE_FORMAT_S8_UINT) {
230
231
232
233
234
235
236
237
      *out_z = (void *) res;
      *out_s = (void *) iris_resource_get_separate_stencil(res);
   } else {
      *out_z = NULL;
      *out_s = (void *) res;
   }
}

238
void
239
240
241
iris_resource_disable_aux(struct iris_resource *res)
{
   iris_bo_unreference(res->aux.bo);
242
   iris_bo_unreference(res->aux.clear_color_bo);
243
244
245
   free(res->aux.state);

   res->aux.usage = ISL_AUX_USAGE_NONE;
246
   res->aux.possible_usages = 1 << ISL_AUX_USAGE_NONE;
247
   res->aux.sampler_usages = 1 << ISL_AUX_USAGE_NONE;
248
249
   res->aux.surf.size_B = 0;
   res->aux.bo = NULL;
250
   res->aux.clear_color_bo = NULL;
251
252
253
   res->aux.state = NULL;
}

254
255
256
257
258
259
static void
iris_resource_destroy(struct pipe_screen *screen,
                      struct pipe_resource *resource)
{
   struct iris_resource *res = (struct iris_resource *)resource;

260
261
262
   if (resource->target == PIPE_BUFFER)
      util_range_destroy(&res->valid_buffer_range);

263
264
   iris_resource_disable_aux(res);

265
   iris_bo_unreference(res->bo);
Kenneth Graunke's avatar
Kenneth Graunke committed
266
   free(res);
267
268
269
270
271
272
273
274
275
276
277
278
279
280
}

static struct iris_resource *
iris_alloc_resource(struct pipe_screen *pscreen,
                    const struct pipe_resource *templ)
{
   struct iris_resource *res = calloc(1, sizeof(struct iris_resource));
   if (!res)
      return NULL;

   res->base = *templ;
   res->base.screen = pscreen;
   pipe_reference_init(&res->base.reference, 1);

281
   res->aux.possible_usages = 1 << ISL_AUX_USAGE_NONE;
282
   res->aux.sampler_usages = 1 << ISL_AUX_USAGE_NONE;
283

284
285
286
   if (templ->target == PIPE_BUFFER)
      util_range_init(&res->valid_buffer_range);

287
288
289
   return res;
}

290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
unsigned
iris_get_num_logical_layers(const struct iris_resource *res, unsigned level)
{
   if (res->surf.dim == ISL_SURF_DIM_3D)
      return minify(res->surf.logical_level0_px.depth, level);
   else
      return res->surf.logical_level0_px.array_len;
}

static enum isl_aux_state **
create_aux_state_map(struct iris_resource *res, enum isl_aux_state initial)
{
   uint32_t total_slices = 0;
   for (uint32_t level = 0; level < res->surf.levels; level++)
      total_slices += iris_get_num_logical_layers(res, level);

   const size_t per_level_array_size =
      res->surf.levels * sizeof(enum isl_aux_state *);

   /* We're going to allocate a single chunk of data for both the per-level
    * reference array and the arrays of aux_state.  This makes cleanup
    * significantly easier.
    */
   const size_t total_size =
      per_level_array_size + total_slices * sizeof(enum isl_aux_state);

   void *data = malloc(total_size);
   if (!data)
      return NULL;

   enum isl_aux_state **per_level_arr = data;
   enum isl_aux_state *s = data + per_level_array_size;
   for (uint32_t level = 0; level < res->surf.levels; level++) {
      per_level_arr[level] = s;
      const unsigned level_layers = iris_get_num_logical_layers(res, level);
      for (uint32_t a = 0; a < level_layers; a++)
         *(s++) = initial;
   }
   assert((void *)s == data + total_size);

   return per_level_arr;
}

/**
 * Allocate the initial aux surface for a resource based on aux.usage
 */
static bool
iris_resource_alloc_aux(struct iris_screen *screen, struct iris_resource *res)
{
   struct isl_device *isl_dev = &screen->isl_dev;
   enum isl_aux_state initial_state;
   UNUSED bool ok = false;
   uint8_t memset_value = 0;
   uint32_t alloc_flags = 0;
344
345
346
   const struct gen_device_info *devinfo = &screen->devinfo;
   const unsigned clear_color_state_size = devinfo->gen >= 10 ?
      screen->isl_dev.ss.clear_color_state_size :
347
      (devinfo->gen >= 9 ? screen->isl_dev.ss.clear_value_size : 0);
348
349
350
351
352
353

   assert(!res->aux.bo);

   switch (res->aux.usage) {
   case ISL_AUX_USAGE_NONE:
      res->aux.surf.size_B = 0;
354
      ok = true;
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
      break;
   case ISL_AUX_USAGE_HIZ:
      initial_state = ISL_AUX_STATE_AUX_INVALID;
      memset_value = 0;
      ok = isl_surf_get_hiz_surf(isl_dev, &res->surf, &res->aux.surf);
      break;
   case ISL_AUX_USAGE_MCS:
      /* The Ivybridge PRM, Vol 2 Part 1 p326 says:
       *
       *    "When MCS buffer is enabled and bound to MSRT, it is required
       *     that it is cleared prior to any rendering."
       *
       * Since we only use the MCS buffer for rendering, we just clear it
       * immediately on allocation.  The clear value for MCS buffers is all
       * 1's, so we simply memset it to 0xff.
       */
      initial_state = ISL_AUX_STATE_CLEAR;
      memset_value = 0xFF;
      ok = isl_surf_get_mcs_surf(isl_dev, &res->surf, &res->aux.surf);
      break;
   case ISL_AUX_USAGE_CCS_D:
   case ISL_AUX_USAGE_CCS_E:
      /* When CCS_E is used, we need to ensure that the CCS starts off in
       * a valid state.  From the Sky Lake PRM, "MCS Buffer for Render
       * Target(s)":
       *
       *    "If Software wants to enable Color Compression without Fast
       *     clear, Software needs to initialize MCS with zeros."
       *
       * A CCS value of 0 indicates that the corresponding block is in the
       * pass-through state which is what we want.
       *
       * For CCS_D, do the same thing.  On Gen9+, this avoids having any
       * undefined bits in the aux buffer.
       */
      initial_state = ISL_AUX_STATE_PASS_THROUGH;
      alloc_flags |= BO_ALLOC_ZEROED;
      ok = isl_surf_get_ccs_surf(isl_dev, &res->surf, &res->aux.surf, 0);
      break;
   }

396
397
398
399
   /* We should have a valid aux_surf. */
   if (!ok)
      return false;

400
401
402
403
404
405
406
407
408
   /* No work is needed for a zero-sized auxiliary buffer. */
   if (res->aux.surf.size_B == 0)
      return true;

   /* Create the aux_state for the auxiliary buffer. */
   res->aux.state = create_aux_state_map(res, initial_state);
   if (!res->aux.state)
      return false;

409
410
411
412
413
414
415
416
417
418
419
   uint64_t size = res->aux.surf.size_B;

   /* Allocate space in the buffer for storing the clear color. On modern
    * platforms (gen > 9), we can read it directly from such buffer.
    *
    * On gen <= 9, we are going to store the clear color on the buffer
    * anyways, and copy it back to the surface state during state emission.
    */
   res->aux.clear_color_offset = size;
   size += clear_color_state_size;

420
421
422
423
424
   /* Allocate the auxiliary buffer.  ISL has stricter set of alignment rules
    * the drm allocator.  Therefore, one can pass the ISL dimensions in terms
    * of bytes instead of trying to recalculate based on different format
    * block sizes.
    */
425
   res->aux.bo = iris_bo_alloc_tiled(screen->bufmgr, "aux buffer", size,
426
427
                                     IRIS_MEMZONE_OTHER, I915_TILING_Y,
                                     res->aux.surf.row_pitch_B, alloc_flags);
428
   if (!res->aux.bo) {
429
      return false;
430
   }
431

432
   if (!(alloc_flags & BO_ALLOC_ZEROED)) {
433
      void *map = iris_bo_map(NULL, res->aux.bo, MAP_WRITE | MAP_RAW);
434

435
436
      if (!map) {
         iris_resource_disable_aux(res);
437
         return false;
438
      }
439

440
441
442
443
444
445
446
      if (memset_value != 0)
         memset(map, memset_value, res->aux.surf.size_B);

      /* Zero the indirect clear color to match ::fast_clear_color. */
      memset((char *)map + res->aux.clear_color_offset, 0,
             clear_color_state_size);

447
448
449
      iris_bo_unmap(res->aux.bo);
   }

450
451
452
453
   if (clear_color_state_size > 0) {
      res->aux.clear_color_bo = res->aux.bo;
      iris_bo_reference(res->aux.clear_color_bo);
   }
454

Kenneth Graunke's avatar
Kenneth Graunke committed
455
456
457
458
459
460
461
462
463
464
465
466
   if (res->aux.usage == ISL_AUX_USAGE_HIZ) {
      for (unsigned level = 0; level < res->surf.levels; ++level) {
         uint32_t width = u_minify(res->surf.phys_level0_sa.width, level);
         uint32_t height = u_minify(res->surf.phys_level0_sa.height, level);

         /* Disable HiZ for LOD > 0 unless the width/height are 8x4 aligned.
          * For LOD == 0, we can grow the dimensions to make it work.
          */
         if (level == 0 || ((width & 7) == 0 && (height & 3) == 0))
            res->aux.has_hiz |= 1 << level;
      }
   }
467
468
469
470

   return true;
}

471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
static bool
supports_mcs(const struct isl_surf *surf)
{
   /* MCS compression only applies to multisampled resources. */
   if (surf->samples <= 1)
      return false;

   /* Depth and stencil buffers use the IMS (interleaved) layout. */
   if (isl_surf_usage_is_depth_or_stencil(surf->usage))
      return false;

   return true;
}

static bool
supports_ccs(const struct gen_device_info *devinfo,
             const struct isl_surf *surf)
{
   /* CCS only supports singlesampled resources. */
   if (surf->samples > 1)
      return false;

   /* Note: still need to check the format! */

   return true;
}

498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
static struct pipe_resource *
iris_resource_create_for_buffer(struct pipe_screen *pscreen,
                                const struct pipe_resource *templ)
{
   struct iris_screen *screen = (struct iris_screen *)pscreen;
   struct iris_resource *res = iris_alloc_resource(pscreen, templ);

   assert(templ->target == PIPE_BUFFER);
   assert(templ->height0 <= 1);
   assert(templ->depth0 <= 1);
   assert(templ->format == PIPE_FORMAT_NONE ||
          util_format_get_blocksize(templ->format) == 1);

   res->internal_format = templ->format;
   res->surf.tiling = ISL_TILING_LINEAR;

   enum iris_memory_zone memzone = IRIS_MEMZONE_OTHER;
   const char *name = templ->target == PIPE_BUFFER ? "buffer" : "miptree";
   if (templ->flags & IRIS_RESOURCE_FLAG_SHADER_MEMZONE) {
      memzone = IRIS_MEMZONE_SHADER;
      name = "shader kernels";
   } else if (templ->flags & IRIS_RESOURCE_FLAG_SURFACE_MEMZONE) {
      memzone = IRIS_MEMZONE_SURFACE;
      name = "surface state";
   } else if (templ->flags & IRIS_RESOURCE_FLAG_DYNAMIC_MEMZONE) {
      memzone = IRIS_MEMZONE_DYNAMIC;
      name = "dynamic state";
   }

   res->bo = iris_bo_alloc(screen->bufmgr, name, templ->width0, memzone);
   if (!res->bo) {
      iris_resource_destroy(pscreen, &res->base);
      return NULL;
   }

   return &res->base;
}

536
537
538
539
540
541
542
543
544
static struct pipe_resource *
iris_resource_create_with_modifiers(struct pipe_screen *pscreen,
                                    const struct pipe_resource *templ,
                                    const uint64_t *modifiers,
                                    int modifiers_count)
{
   struct iris_screen *screen = (struct iris_screen *)pscreen;
   struct gen_device_info *devinfo = &screen->devinfo;
   struct iris_resource *res = iris_alloc_resource(pscreen, templ);
Kenneth Graunke's avatar
Kenneth Graunke committed
545

546
547
548
   if (!res)
      return NULL;

549
550
   const struct util_format_description *format_desc =
      util_format_description(templ->format);
Kenneth Graunke's avatar
Kenneth Graunke committed
551
   const bool has_depth = util_format_has_depth(format_desc);
552
553
   uint64_t modifier =
      select_best_modifier(devinfo, modifiers, modifiers_count);
554

555
   isl_tiling_flags_t tiling_flags = ISL_TILING_ANY_MASK;
556

557
   if (modifier != DRM_FORMAT_MOD_INVALID) {
558
      res->mod_info = isl_drm_modifier_get_info(modifier);
Kenneth Graunke's avatar
Kenneth Graunke committed
559

560
      tiling_flags = 1 << res->mod_info->tiling;
561
562
563
   } else {
      if (modifiers_count > 0) {
         fprintf(stderr, "Unsupported modifier, resource creation failed.\n");
564
         return NULL;
565
566
567
      }

      /* No modifiers - we can select our own tiling. */
568

569
570
571
572
573
574
575
576
577
578
579
580
      if (has_depth) {
         /* Depth must be Y-tiled */
         tiling_flags = ISL_TILING_Y0_BIT;
      } else if (templ->format == PIPE_FORMAT_S8_UINT) {
         /* Stencil must be W-tiled */
         tiling_flags = ISL_TILING_W_BIT;
      } else if (templ->target == PIPE_BUFFER ||
                 templ->target == PIPE_TEXTURE_1D ||
                 templ->target == PIPE_TEXTURE_1D_ARRAY) {
         /* Use linear for buffers and 1D textures */
         tiling_flags = ISL_TILING_LINEAR_BIT;
      }
581

582
583
584
585
586
      /* Use linear for staging buffers */
      if (templ->usage == PIPE_USAGE_STAGING ||
          templ->bind & (PIPE_BIND_LINEAR | PIPE_BIND_CURSOR) )
         tiling_flags = ISL_TILING_LINEAR_BIT;
   }
Kenneth Graunke's avatar
Kenneth Graunke committed
587

588
589
   isl_surf_usage_flags_t usage = pipe_bind_to_isl_usage(templ->bind);

590
591
   if (templ->target == PIPE_TEXTURE_CUBE ||
       templ->target == PIPE_TEXTURE_CUBE_ARRAY)
592
593
      usage |= ISL_SURF_USAGE_CUBE_BIT;

Kenneth Graunke's avatar
Kenneth Graunke committed
594
595
596
597
598
599
   if (templ->usage != PIPE_USAGE_STAGING) {
      if (templ->format == PIPE_FORMAT_S8_UINT)
         usage |= ISL_SURF_USAGE_STENCIL_BIT;
      else if (has_depth)
         usage |= ISL_SURF_USAGE_DEPTH_BIT;
   }
Kenneth Graunke's avatar
Kenneth Graunke committed
600

Kenneth Graunke's avatar
Kenneth Graunke committed
601
   enum pipe_format pfmt = templ->format;
602
   res->internal_format = pfmt;
Kenneth Graunke's avatar
Kenneth Graunke committed
603

604
605
   /* Should be handled by u_transfer_helper */
   assert(!util_format_is_depth_and_stencil(pfmt));
Kenneth Graunke's avatar
Kenneth Graunke committed
606

607
608
   struct iris_format_info fmt = iris_format_for_usage(devinfo, pfmt, usage);
   assert(fmt.fmt != ISL_FORMAT_UNSUPPORTED);
Kenneth Graunke's avatar
Kenneth Graunke committed
609

Kenneth Graunke's avatar
Kenneth Graunke committed
610
611
612
   UNUSED const bool isl_surf_created_successfully =
      isl_surf_init(&screen->isl_dev, &res->surf,
                    .dim = target_to_isl_surf_dim(templ->target),
613
                    .format = fmt.fmt,
Kenneth Graunke's avatar
Kenneth Graunke committed
614
615
616
617
618
619
620
621
622
                    .width = templ->width0,
                    .height = templ->height0,
                    .depth = templ->depth0,
                    .levels = templ->last_level + 1,
                    .array_len = templ->array_size,
                    .samples = MAX2(templ->nr_samples, 1),
                    .min_alignment_B = 0,
                    .row_pitch_B = 0,
                    .usage = usage,
623
                    .tiling_flags = tiling_flags);
Kenneth Graunke's avatar
Kenneth Graunke committed
624
   assert(isl_surf_created_successfully);
625

626
627
   if (res->mod_info) {
      res->aux.possible_usages |= 1 << res->mod_info->aux_usage;
628
629
630
631
632
633
634
635
636
637
638
639
   } else if (supports_mcs(&res->surf)) {
      res->aux.possible_usages |= 1 << ISL_AUX_USAGE_MCS;
   } else if (has_depth) {
      if (likely(!(INTEL_DEBUG & DEBUG_NO_HIZ)))
         res->aux.possible_usages |= 1 << ISL_AUX_USAGE_HIZ;
   } else if (likely(!(INTEL_DEBUG & DEBUG_NO_RBC)) &&
              supports_ccs(devinfo, &res->surf)) {
      if (isl_format_supports_ccs_e(devinfo, res->surf.format))
         res->aux.possible_usages |= 1 << ISL_AUX_USAGE_CCS_E;

      if (isl_format_supports_ccs_d(devinfo, res->surf.format))
         res->aux.possible_usages |= 1 << ISL_AUX_USAGE_CCS_D;
640
641
642
643
   }

   res->aux.usage = util_last_bit(res->aux.possible_usages) - 1;

644
645
646
647
648
649
650
651
652
   res->aux.sampler_usages = res->aux.possible_usages;

   /* We don't always support sampling with hiz. But when we do, it must be
    * single sampled.
    */
   if (!devinfo->has_sample_with_hiz || res->surf.samples > 1) {
      res->aux.sampler_usages &= ~(1 << ISL_AUX_USAGE_HIZ);
   }

653
   const char *name = "miptree";
Kenneth Graunke's avatar
Kenneth Graunke committed
654
   enum iris_memory_zone memzone = IRIS_MEMZONE_OTHER;
655

656
657
658
659
   unsigned int flags = 0;
   if (templ->usage == PIPE_USAGE_STAGING)
      flags |= BO_ALLOC_COHERENT;

660
661
662
663
   /* These are for u_upload_mgr buffers only */
   assert(!(templ->flags & (IRIS_RESOURCE_FLAG_SHADER_MEMZONE |
                            IRIS_RESOURCE_FLAG_SURFACE_MEMZONE |
                            IRIS_RESOURCE_FLAG_DYNAMIC_MEMZONE)));
Kenneth Graunke's avatar
Kenneth Graunke committed
664
665

   res->bo = iris_bo_alloc_tiled(screen->bufmgr, name, res->surf.size_B,
Kenneth Graunke's avatar
Kenneth Graunke committed
666
                                 memzone,
667
                                 isl_tiling_to_i915_tiling(res->surf.tiling),
668
                                 res->surf.row_pitch_B, flags);
669
670
671
672
673

   if (!res->bo)
      goto fail;

   if (!iris_resource_alloc_aux(screen, res))
674
      iris_resource_disable_aux(res);
675
676

   return &res->base;
677
678
679
680
681
682

fail:
   fprintf(stderr, "XXX: resource creation failed\n");
   iris_resource_destroy(pscreen, &res->base);
   return NULL;

683
684
685
686
687
688
}

static struct pipe_resource *
iris_resource_create(struct pipe_screen *pscreen,
                     const struct pipe_resource *templ)
{
689
690
691
692
   if (templ->target == PIPE_BUFFER)
      return iris_resource_create_for_buffer(pscreen, templ);
   else
      return iris_resource_create_with_modifiers(pscreen, templ, NULL, 0);
693
694
}

Chris Wilson's avatar
Chris Wilson committed
695
696
697
698
699
700
701
702
703
704
705
706
707
708
static uint64_t
tiling_to_modifier(uint32_t tiling)
{
   static const uint64_t map[] = {
      [I915_TILING_NONE]   = DRM_FORMAT_MOD_LINEAR,
      [I915_TILING_X]      = I915_FORMAT_MOD_X_TILED,
      [I915_TILING_Y]      = I915_FORMAT_MOD_Y_TILED,
   };

   assert(tiling < ARRAY_SIZE(map));

   return map[tiling];
}

Chris Wilson's avatar
Chris Wilson committed
709
710
711
712
713
714
715
716
717
718
719
static struct pipe_resource *
iris_resource_from_user_memory(struct pipe_screen *pscreen,
                               const struct pipe_resource *templ,
                               void *user_memory)
{
   struct iris_screen *screen = (struct iris_screen *)pscreen;
   struct iris_bufmgr *bufmgr = screen->bufmgr;
   struct iris_resource *res = iris_alloc_resource(pscreen, templ);
   if (!res)
      return NULL;

720
721
722
   assert(templ->target == PIPE_BUFFER);

   res->internal_format = templ->format;
Chris Wilson's avatar
Chris Wilson committed
723
724
725
726
727
728
729
730
   res->bo = iris_bo_create_userptr(bufmgr, "user",
                                    user_memory, templ->width0,
                                    IRIS_MEMZONE_OTHER);
   if (!res->bo) {
      free(res);
      return NULL;
   }

731
732
   util_range_add(&res->valid_buffer_range, 0, templ->width0);

Chris Wilson's avatar
Chris Wilson committed
733
734
735
   return &res->base;
}

736
737
738
739
740
741
742
static struct pipe_resource *
iris_resource_from_handle(struct pipe_screen *pscreen,
                          const struct pipe_resource *templ,
                          struct winsys_handle *whandle,
                          unsigned usage)
{
   struct iris_screen *screen = (struct iris_screen *)pscreen;
743
   struct gen_device_info *devinfo = &screen->devinfo;
744
745
746
747
748
749
   struct iris_bufmgr *bufmgr = screen->bufmgr;
   struct iris_resource *res = iris_alloc_resource(pscreen, templ);
   if (!res)
      return NULL;

   switch (whandle->type) {
Chris Wilson's avatar
Chris Wilson committed
750
   case WINSYS_HANDLE_TYPE_FD:
751
752
      res->bo = iris_bo_import_dmabuf(bufmgr, whandle->handle);
      break;
Chris Wilson's avatar
Chris Wilson committed
753
   case WINSYS_HANDLE_TYPE_SHARED:
754
755
756
757
758
759
      res->bo = iris_bo_gem_create_from_name(bufmgr, "winsys image",
                                             whandle->handle);
      break;
   default:
      unreachable("invalid winsys handle type");
   }
Chris Wilson's avatar
Chris Wilson committed
760
   if (!res->bo)
Kenneth Graunke's avatar
Kenneth Graunke committed
761
      return NULL;
762

763
764
   res->offset = whandle->offset;

Chris Wilson's avatar
Chris Wilson committed
765
766
   uint64_t modifier = whandle->modifier;
   if (modifier == DRM_FORMAT_MOD_INVALID) {
Kenneth Graunke's avatar
Kenneth Graunke committed
767
      modifier = tiling_to_modifier(res->bo->tiling_mode);
Chris Wilson's avatar
Chris Wilson committed
768
   }
769
770
   res->mod_info = isl_drm_modifier_get_info(modifier);
   assert(res->mod_info);
771

772
   isl_surf_usage_flags_t isl_usage = pipe_bind_to_isl_usage(templ->bind);
773

774
775
   const struct iris_format_info fmt =
      iris_format_for_usage(devinfo, templ->format, isl_usage);
776
   res->internal_format = templ->format;
777

778
779
780
781
782
783
784
785
786
787
788
789
790
   if (templ->target == PIPE_BUFFER) {
      res->surf.tiling = ISL_TILING_LINEAR;
   } else {
      isl_surf_init(&screen->isl_dev, &res->surf,
                    .dim = target_to_isl_surf_dim(templ->target),
                    .format = fmt.fmt,
                    .width = templ->width0,
                    .height = templ->height0,
                    .depth = templ->depth0,
                    .levels = templ->last_level + 1,
                    .array_len = templ->array_size,
                    .samples = MAX2(templ->nr_samples, 1),
                    .min_alignment_B = 0,
791
                    .row_pitch_B = whandle->stride,
792
                    .usage = isl_usage,
793
                    .tiling_flags = 1 << res->mod_info->tiling);
794
795
796

      assert(res->bo->tiling_mode ==
             isl_tiling_to_i915_tiling(res->surf.tiling));
797
798
799
800

      // XXX: create_ccs_buf_for_image?
      if (!iris_resource_alloc_aux(screen, res))
         goto fail;
801
   }
802
803
804
805
806
807
808
809

   return &res->base;

fail:
   iris_resource_destroy(pscreen, &res->base);
   return NULL;
}

810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
static void
iris_flush_resource(struct pipe_context *ctx, struct pipe_resource *resource)
{
   struct iris_context *ice = (struct iris_context *)ctx;
   struct iris_batch *render_batch = &ice->batches[IRIS_BATCH_RENDER];
   struct iris_resource *res = (void *) resource;
   const struct isl_drm_modifier_info *mod = res->mod_info;

   iris_resource_prepare_access(ice, render_batch, res,
                                0, INTEL_REMAINING_LEVELS,
                                0, INTEL_REMAINING_LAYERS,
                                mod ? mod->aux_usage : ISL_AUX_USAGE_NONE,
                                mod ? mod->supports_clear_color : false);
}

825
826
827
828
829
830
831
832
833
static boolean
iris_resource_get_handle(struct pipe_screen *pscreen,
                         struct pipe_context *ctx,
                         struct pipe_resource *resource,
                         struct winsys_handle *whandle,
                         unsigned usage)
{
   struct iris_resource *res = (struct iris_resource *)resource;

834
835
836
837
838
839
840
841
   /* Disable aux usage if explicit flush not set and this is the
    * first time we are dealing with this resource.
    */
   if ((!(usage & PIPE_HANDLE_USAGE_EXPLICIT_FLUSH) && res->aux.usage != 0)) {
      if (p_atomic_read(&resource->reference.count) == 1)
         iris_resource_disable_aux(res);
   }

842
   /* If this is a buffer, stride should be 0 - no need to special case */
843
   whandle->stride = res->surf.row_pitch_B;
844
845
846
847
   whandle->modifier =
      res->mod_info ? res->mod_info->modifier
                    : tiling_to_modifier(res->bo->tiling_mode);

848
849
850
851
852
853
854
855
#ifndef NDEBUG
   enum isl_aux_usage allowed_usage =
      res->mod_info ? res->mod_info->aux_usage : ISL_AUX_USAGE_NONE;

   if (res->aux.usage != allowed_usage) {
      enum isl_aux_state aux_state = iris_resource_get_aux_state(res, 0, 0);
      assert(aux_state == ISL_AUX_STATE_RESOLVED ||
             aux_state == ISL_AUX_STATE_PASS_THROUGH);
856
   }
857
#endif
858
859
860

   switch (whandle->type) {
   case WINSYS_HANDLE_TYPE_SHARED:
861
      return iris_bo_flink(res->bo, &whandle->handle) == 0;
862
   case WINSYS_HANDLE_TYPE_KMS:
863
864
      whandle->handle = iris_bo_export_gem_handle(res->bo);
      return true;
865
   case WINSYS_HANDLE_TYPE_FD:
866
      return iris_bo_export_dmabuf(res->bo, (int *) &whandle->handle) == 0;
867
868
869
870
871
   }

   return false;
}

872
873
874
875
876
877
878
879
880
881
882
883
static bool
resource_is_busy(struct iris_context *ice,
                 struct iris_resource *res)
{
   bool busy = iris_bo_busy(res->bo);

   for (int i = 0; i < IRIS_BATCH_COUNT; i++)
      busy |= iris_batch_references(&ice->batches[i], res->bo);

   return busy;
}

884
885
886
887
888
889
890
891
892
893
894
static void
iris_invalidate_resource(struct pipe_context *ctx,
                         struct pipe_resource *resource)
{
   struct iris_screen *screen = (void *) ctx->screen;
   struct iris_context *ice = (void *) ctx;
   struct iris_resource *res = (void *) resource;

   if (resource->target != PIPE_BUFFER)
      return;

895
896
897
898
899
900
901
902
903
904
   if (!resource_is_busy(ice, res)) {
      /* The resource is idle, so just mark that it contains no data and
       * keep using the same underlying buffer object.
       */
      util_range_set_empty(&res->valid_buffer_range);
      return;
   }

   /* Otherwise, try and replace the backing storage with a new BO. */

905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
   /* We can't reallocate memory we didn't allocate in the first place. */
   if (res->bo->userptr)
      return;

   // XXX: We should support this.
   if (res->bind_history & PIPE_BIND_STREAM_OUTPUT)
      return;

   struct iris_bo *old_bo = res->bo;
   struct iris_bo *new_bo =
      iris_bo_alloc(screen->bufmgr, res->bo->name, resource->width0,
                    iris_memzone_for_address(old_bo->gtt_offset));
   if (!new_bo)
      return;

920
   /* Swap out the backing storage */
921
   res->bo = new_bo;
922
923
924
925

   /* Rebind the buffer, replacing any state referring to the old BO's
    * address, and marking state dirty so it's reemitted.
    */
926
   ice->vtbl.rebind_buffer(ice, res, old_bo->gtt_offset);
927
928
929

   util_range_set_empty(&res->valid_buffer_range);

930
931
932
   iris_bo_unreference(old_bo);
}

933
static void
934
935
iris_flush_staging_region(struct pipe_transfer *xfer,
                          const struct pipe_box *flush_box)
936
{
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
   if (!(xfer->usage & PIPE_TRANSFER_WRITE))
      return;

   struct iris_transfer *map = (void *) xfer;

   struct pipe_box src_box = *flush_box;

   /* Account for extra alignment padding in staging buffer */
   if (xfer->resource->target == PIPE_BUFFER)
      src_box.x += xfer->box.x % IRIS_MAP_BUFFER_ALIGNMENT;

   struct pipe_box dst_box = (struct pipe_box) {
      .x = xfer->box.x + flush_box->x,
      .y = xfer->box.y + flush_box->y,
      .z = xfer->box.z + flush_box->z,
      .width = flush_box->width,
      .height = flush_box->height,
      .depth = flush_box->depth,
955
956
   };

957
958
959
960
   iris_copy_region(map->blorp, map->batch, xfer->resource, xfer->level,
                    dst_box.x, dst_box.y, dst_box.z, map->staging, 0,
                    &src_box);
}
961

962
963
964
static void
iris_unmap_copy_region(struct iris_transfer *map)
{
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
   iris_resource_destroy(map->staging->screen, map->staging);

   map->ptr = NULL;
}

static void
iris_map_copy_region(struct iris_transfer *map)
{
   struct pipe_screen *pscreen = &map->batch->screen->base;
   struct pipe_transfer *xfer = &map->base;
   struct pipe_box *box = &xfer->box;
   struct iris_resource *res = (void *) xfer->resource;

   unsigned extra = xfer->resource->target == PIPE_BUFFER ?
                    box->x % IRIS_MAP_BUFFER_ALIGNMENT : 0;

   struct pipe_resource templ = (struct pipe_resource) {
      .usage = PIPE_USAGE_STAGING,
      .width0 = box->width + extra,
      .height0 = box->height,
      .depth0 = 1,
      .nr_samples = xfer->resource->nr_samples,
      .nr_storage_samples = xfer->resource->nr_storage_samples,
      .array_size = box->depth,
   };

   if (xfer->resource->target == PIPE_BUFFER)
      templ.target = PIPE_BUFFER;
   else if (templ.array_size > 1)
      templ.target = PIPE_TEXTURE_2D_ARRAY;
   else
      templ.target = PIPE_TEXTURE_2D;

   /* Depth, stencil, and ASTC can't be linear surfaces, so we can't use
    * xfer->resource->format directly.  Pick a bpb compatible format so
    * resource creation will succeed; blorp_copy will override it anyway.
    */
   switch (util_format_get_blocksizebits(res->internal_format)) {
   case 8:   templ.format = PIPE_FORMAT_R8_UINT;           break;
   case 16:  templ.format = PIPE_FORMAT_R8G8_UINT;         break;
   case 24:  templ.format = PIPE_FORMAT_R8G8B8_UINT;       break;
   case 32:  templ.format = PIPE_FORMAT_R8G8B8A8_UINT;     break;
   case 48:  templ.format = PIPE_FORMAT_R16G16B16_UINT;    break;
   case 64:  templ.format = PIPE_FORMAT_R16G16B16A16_UINT; break;
   case 96:  templ.format = PIPE_FORMAT_R32G32B32_UINT;    break;
   case 128: templ.format = PIPE_FORMAT_R32G32B32A32_UINT; break;
   default: unreachable("Invalid bpb");
   }

   map->staging = iris_resource_create(pscreen, &templ);
   assert(map->staging);

   if (templ.target != PIPE_BUFFER) {
      struct isl_surf *surf = &((struct iris_resource *) map->staging)->surf;
      xfer->stride = isl_surf_get_row_pitch_B(surf);
      xfer->layer_stride = isl_surf_get_array_pitch(surf);
   }

   if (!(xfer->usage & PIPE_TRANSFER_DISCARD_RANGE)) {
      iris_copy_region(map->blorp, map->batch, map->staging, 0, extra, 0, 0,
                       xfer->resource, xfer->level, box);
      /* Ensure writes to the staging BO land before we map it below. */
      iris_emit_pipe_control_flush(map->batch,
                                   PIPE_CONTROL_RENDER_TARGET_FLUSH |
                                   PIPE_CONTROL_CS_STALL);
   }

   struct iris_bo *staging_bo = iris_resource_bo(map->staging);

   if (iris_batch_references(map->batch, staging_bo))
      iris_batch_flush(map->batch);

1037
1038
   map->ptr =
      iris_bo_map(map->dbg, staging_bo, xfer->usage & MAP_FLAGS) + extra;
1039
1040
1041
1042

   map->unmap = iris_unmap_copy_region;
}

Kenneth Graunke's avatar
Kenneth Graunke committed
1043
static void
1044
get_image_offset_el(const struct isl_surf *surf, unsigned level, unsigned z,
Kenneth Graunke's avatar
Kenneth Graunke committed
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
                    unsigned *out_x0_el, unsigned *out_y0_el)
{
   if (surf->dim == ISL_SURF_DIM_3D) {
      isl_surf_get_image_offset_el(surf, level, 0, z, out_x0_el, out_y0_el);
   } else {
      isl_surf_get_image_offset_el(surf, level, z, 0, out_x0_el, out_y0_el);
   }
}

/**
 * Get pointer offset into stencil buffer.
 *
 * The stencil buffer is W tiled. Since the GTT is incapable of W fencing, we
 * must decode the tile's layout in software.
 *
 * See
 *   - PRM, 2011 Sandy Bridge, Volume 1, Part 2, Section 4.5.2.1 W-Major Tile
 *     Format.
 *   - PRM, 2011 Sandy Bridge, Volume 1, Part 2, Section 4.5.3 Tiling Algorithm
 *
 * Even though the returned offset is always positive, the return type is
 * signed due to
 *    commit e8b1c6d6f55f5be3bef25084fdd8b6127517e137
 *    mesa: Fix return type of  _mesa_get_format_bytes() (#37351)
 */
static intptr_t
s8_offset(uint32_t stride, uint32_t x, uint32_t y, bool swizzled)
{
   uint32_t tile_size = 4096;
   uint32_t tile_width = 64;
   uint32_t tile_height = 64;
   uint32_t row_size = 64 * stride / 2; /* Two rows are interleaved. */

   uint32_t tile_x = x / tile_width;
   uint32_t tile_y = y / tile_height;

   /* The byte's address relative to the tile's base addres. */
   uint32_t byte_x = x % tile_width;
   uint32_t byte_y = y % tile_height;

   uintptr_t u = tile_y * row_size
               + tile_x * tile_size
               + 512 * (byte_x / 8)
               +  64 * (byte_y / 8)
               +  32 * ((byte_y / 4) % 2)
               +  16 * ((byte_x / 4) % 2)
               +   8 * ((byte_y / 2) % 2)
               +   4 * ((byte_x / 2) % 2)
               +   2 * (byte_y % 2)
               +   1 * (byte_x % 2);

   if (swizzled) {
      /* adjust for bit6 swizzling */
      if (((byte_x / 8) % 2) == 1) {
Kenneth Graunke's avatar
Kenneth Graunke committed
1099
1100
1101
1102
1103
         if (((byte_y / 8) % 2) == 0) {
            u += 64;
         } else {
            u -= 64;
         }
Kenneth Graunke's avatar
Kenneth Graunke committed
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
      }
   }

   return u;
}

static void
iris_unmap_s8(struct iris_transfer *map)
{
   struct pipe_transfer *xfer = &map->base;
1114
   const struct pipe_box *box = &xfer->box;
Kenneth Graunke's avatar
Kenneth Graunke committed
1115
1116
   struct iris_resource *res = (struct iris_resource *) xfer->resource;
   struct isl_surf *surf = &res->surf;
1117
   const bool has_swizzling = false;
Kenneth Graunke's avatar
Kenneth Graunke committed
1118
1119
1120
1121

   if (xfer->usage & PIPE_TRANSFER_WRITE) {
      uint8_t *untiled_s8_map = map->ptr;
      uint8_t *tiled_s8_map =
1122
         iris_bo_map(map->dbg, res->bo, (xfer->usage | MAP_RAW) & MAP_FLAGS);
Kenneth Graunke's avatar
Kenneth Graunke committed
1123

1124
      for (int s = 0; s < box->depth; s++) {
Kenneth Graunke's avatar
Kenneth Graunke committed
1125
         unsigned x0_el, y0_el;
1126
         get_image_offset_el(surf, xfer->level, box->z + s, &x0_el, &y0_el);
Kenneth Graunke's avatar
Kenneth Graunke committed
1127

1128
1129
         for (uint32_t y = 0; y < box->height; y++) {
            for (uint32_t x = 0; x < box->width; x++) {
Kenneth Graunke's avatar
Kenneth Graunke committed
1130
               ptrdiff_t offset = s8_offset(surf->row_pitch_B,
1131
1132
                                            x0_el + box->x + x,
                                            y0_el + box->y + y,
Kenneth Graunke's avatar
Kenneth Graunke committed
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
                                            has_swizzling);
               tiled_s8_map[offset] =
                  untiled_s8_map[s * xfer->layer_stride + y * xfer->stride + x];
            }
         }
      }
   }

   free(map->buffer);
}

static void
iris_map_s8(struct iris_transfer *map)
{
   struct pipe_transfer *xfer = &map->base;
1148
   const struct pipe_box *box = &xfer->box;
Kenneth Graunke's avatar
Kenneth Graunke committed
1149
1150
1151
1152
   struct iris_resource *res = (struct iris_resource *) xfer->resource;
   struct isl_surf *surf = &res->surf;

   xfer->stride = surf->row_pitch_B;
1153
   xfer->layer_stride = xfer->stride * box->height;
Kenneth Graunke's avatar
Kenneth Graunke committed
1154
1155
1156
1157
1158

   /* The tiling and detiling functions require that the linear buffer has
    * a 16-byte alignment (that is, its `x0` is 16-byte aligned).  Here we
    * over-allocate the linear buffer to get the proper alignment.
    */
1159
   map->buffer = map->ptr = malloc(xfer->layer_stride * box->depth);
Kenneth Graunke's avatar
Kenneth Graunke committed
1160
1161
   assert(map->buffer);

1162
   const bool has_swizzling = false;
Kenneth Graunke's avatar
Kenneth Graunke committed
1163
1164
1165
1166
1167
1168
1169
1170
1171

   /* One of either READ_BIT or WRITE_BIT or both is set.  READ_BIT implies no
    * INVALIDATE_RANGE_BIT.  WRITE_BIT needs the original values read in unless
    * invalidate is set, since we'll be writing the whole rectangle from our
    * temporary buffer back out.
    */
   if (!(xfer->usage & PIPE_TRANSFER_DISCARD_RANGE)) {
      uint8_t *untiled_s8_map = map->ptr;
      uint8_t *tiled_s8_map =
1172
         iris_bo_map(map->dbg, res->bo, (xfer->usage | MAP_RAW) & MAP_FLAGS);
Kenneth Graunke's avatar
Kenneth Graunke committed
1173

1174
      for (int s = 0; s < box->depth; s++) {
Kenneth Graunke's avatar
Kenneth Graunke committed
1175
         unsigned x0_el, y0_el;
1176
         get_image_offset_el(surf, xfer->level, box->z + s, &x0_el, &y0_el);
Kenneth Graunke's avatar
Kenneth Graunke committed
1177

1178
1179
         for (uint32_t y = 0; y < box->height; y++) {
            for (uint32_t x = 0; x < box->width; x++) {
Kenneth Graunke's avatar
Kenneth Graunke committed
1180
               ptrdiff_t offset = s8_offset(surf->row_pitch_B,
1181
1182
                                            x0_el + box->x + x,
                                            y0_el + box->y + y,
Kenneth Graunke's avatar
Kenneth Graunke committed
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
                                            has_swizzling);
               untiled_s8_map[s * xfer->layer_stride + y * xfer->stride + x] =
                  tiled_s8_map[offset];
            }
         }
      }
   }

   map->unmap = iris_unmap_s8;
}

Kenneth Graunke's avatar
Kenneth Graunke committed
1194
1195
1196
1197
/* Compute extent parameters for use with tiled_memcpy functions.
 * xs are in units of bytes and ys are in units of strides.
 */
static inline void
1198
tile_extents(const struct isl_surf *surf,
Kenneth Graunke's avatar
Kenneth Graunke committed
1199
             const struct pipe_box *box,
1200
             unsigned level, int z,
Kenneth Graunke's avatar
Kenneth Graunke committed
1201
1202
             unsigned *x1_B, unsigned *x2_B,
             unsigned *y1_el, unsigned *y2_el)
Kenneth Graunke's avatar
Kenneth Graunke committed
1203
1204
1205
1206
1207
1208
1209
1210
{
   const struct isl_format_layout *fmtl = isl_format_get_layout(surf->format);
   const unsigned cpp = fmtl->bpb / 8;

   assert(box->x % fmtl->bw == 0);
   assert(box->y % fmtl->bh == 0);

   unsigned x0_el, y0_el;
1211
   get_image_offset_el(surf, level, box->z + z, &x0_el, &y0_el);
Kenneth Graunke's avatar
Kenneth Graunke committed
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222

   *x1_B = (box->x / fmtl->bw + x0_el) * cpp;
   *y1_el = box->y / fmtl->bh + y0_el;
   *x2_B = (DIV_ROUND_UP(box->x + box->width, fmtl->bw) + x0_el) * cpp;
   *y2_el = DIV_ROUND_UP(box->y + box->height, fmtl->bh) + y0_el;
}

static void
iris_unmap_tiled_memcpy(struct iris_transfer *map)
{
   struct pipe_transfer *xfer = &map->base;
1223
   const struct pipe_box *box = &xfer->box;
Kenneth Graunke's avatar
Kenneth Graunke committed
1224
1225
1226
   struct iris_resource *res = (struct iris_resource *) xfer->resource;
   struct isl_surf *surf = &res->surf;

1227
   const bool has_swizzling = false;
Kenneth Graunke's avatar
Kenneth Graunke committed
1228
1229

   if (xfer->usage & PIPE_TRANSFER_WRITE) {
1230
1231
      char *dst =
         iris_bo_map(map->dbg, res->bo, (xfer->usage | MAP_RAW) & MAP_FLAGS);
Kenneth Graunke's avatar
Kenneth Graunke committed
1232

1233
      for (int s = 0; s < box->depth; s++) {
Kenneth Graunke's avatar
Kenneth Graunke committed
1234
         unsigned x1, x2, y1, y2;
1235
         tile_extents(surf, box, xfer->level, s, &x1, &x2, &y1, &y2);
1236

1237
         void *ptr = map->ptr + s * xfer->layer_stride;
1238
1239
1240
1241
1242

         isl_memcpy_linear_to_tiled(x1, x2, y1, y2, dst, ptr,
                                    surf->row_pitch_B, xfer->stride,
                                    has_swizzling, surf->tiling, ISL_MEMCPY);
      }
Kenneth Graunke's avatar
Kenneth Graunke committed
1243
1244
1245
1246
1247
1248
1249
1250
1251
   }
   os_free_aligned(map->buffer);
   map->buffer = map->ptr = NULL;
}

static void
iris_map_tiled_memcpy(struct iris_transfer *map)
{
   struct pipe_transfer *xfer = &map->base;
1252
   const struct pipe_box *box = &xfer->box;
Kenneth Graunke's avatar
Kenneth Graunke committed
1253
1254
1255
   struct iris_resource *res = (struct iris_resource *) xfer->resource;
   struct isl_surf *surf = &res->surf;

1256
   xfer->stride = ALIGN(surf->row_pitch_B, 16);
1257
   xfer->layer_stride = xfer->stride * box->height;
1258

Kenneth Graunke's avatar
Kenneth Graunke committed
1259
   unsigned x1, x2, y1, y2;
1260
   tile_extents(surf, box, xfer->level, 0, &x1, &x2, &y1, &y2);
Kenneth Graunke's avatar
Kenneth Graunke committed
1261
1262
1263
1264
1265

   /* The tiling and detiling functions require that the linear buffer has
    * a 16-byte alignment (that is, its `x0` is 16-byte aligned).  Here we
    * over-allocate the linear buffer to get the proper alignment.
    */
Kenneth Graunke's avatar
Kenneth Graunke committed
1266
   map->buffer =
1267
      os_malloc_aligned(xfer->layer_stride * box->depth, 16);
Kenneth Graunke's avatar
Kenneth Graunke committed
1268
   assert(map->buffer);
1269
   map->ptr = (char *)map->buffer + (x1 & 0xf);
Kenneth Graunke's avatar
Kenneth Graunke committed
1270

1271
   const bool has_swizzling = false;
Kenneth Graunke's avatar
Kenneth Graunke committed
1272
1273
1274

   // XXX: PIPE_TRANSFER_READ?
   if (!(xfer->usage & PIPE_TRANSFER_DISCARD_RANGE)) {
1275
1276
      char *src =
         iris_bo_map(map->dbg, res->bo, (xfer->usage | MAP_RAW) & MAP_FLAGS);
Kenneth Graunke's avatar
Kenneth Graunke committed
1277

1278
      for (int s = 0; s < box->depth; s++) {
Kenneth Graunke's avatar
Kenneth Graunke committed
1279
         unsigned x1, x2, y1, y2;
1280
         tile_extents(surf, box, xfer->level, s, &x1, &x2, &y1, &y2);
1281

1282
         /* Use 's' rather than 'box->z' to rebase the first slice to 0. */
1283
1284
1285
1286
         void *ptr = map->ptr + s * xfer->layer_stride;

         isl_memcpy_tiled_to_linear(x1, x2, y1, y2, ptr, src, xfer->stride,
                                    surf->row_pitch_B, has_swizzling,
1287
                                    surf->tiling, ISL_MEMCPY_STREAMING_LOAD);
1288
      }
Kenneth Graunke's avatar
Kenneth Graunke committed
1289
1290
1291
1292
1293
   }

   map->unmap = iris_unmap_tiled_memcpy;
}

Kenneth Graunke's avatar
Kenneth Graunke committed
1294
1295
1296
1297
1298
1299
static void
iris_map_direct(struct iris_transfer *map)
{
   struct pipe_transfer *xfer = &map->base;
   struct pipe_box *box = &xfer->box;
   struct iris_resource *res = (struct iris_resource *) xfer->resource;
1300

1301
   void *ptr = iris_bo_map(map->dbg, res->bo, xfer->usage & MAP_FLAGS);
Kenneth Graunke's avatar
Kenneth Graunke committed
1302

1303
1304
1305
   if (res->base.target == PIPE_BUFFER) {
      xfer->stride = 0;
      xfer->layer_stride = 0;
1306

1307
1308
      map->ptr = ptr + box->x;
   } else {
1309
1310
1311
1312
1313
1314
      struct isl_surf *surf = &res->surf;
      const struct isl_format_layout *fmtl =
         isl_format_get_layout(surf->format);
      const unsigned cpp = fmtl->bpb / 8;
      unsigned x0_el, y0_el;

1315
      get_image_offset_el(surf, xfer->level, box->z, &x0_el, &y0_el);
Kenneth Graunke's avatar
Kenneth Graunke committed
1316

1317
1318
1319
1320
1321
      xfer->stride = isl_surf_get_row_pitch_B(surf);
      xfer->layer_stride = isl_surf_get_array_pitch(surf);

      map->ptr = ptr + (y0_el + box->y) * xfer->stride + (x0_el + box->x) * cpp;
   }
Kenneth Graunke's avatar
Kenneth Graunke committed
1322
1323
}

1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
static bool
can_promote_to_async(const struct iris_resource *res,
                     const struct pipe_box *box,
                     enum pipe_transfer_usage usage)
{
   /* If we're writing to a section of the buffer that hasn't even been
    * initialized with useful data, then we can safely promote this write
    * to be unsynchronized.  This helps the common pattern of appending data.
    */
   return res->base.target == PIPE_BUFFER && (usage & PIPE_TRANSFER_WRITE) &&
          !(usage & TC_TRANSFER_MAP_NO_INFER_UNSYNCHRONIZED) &&
          !util_ranges_intersect(&res->valid_buffer_range, box->x,
                                 box->x + box->width);
}

1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
static void *
iris_transfer_map(struct pipe_context *ctx,
                  struct pipe_resource *resource,
                  unsigned level,
                  enum pipe_transfer_usage usage,
                  const struct pipe_box *box,
                  struct pipe_transfer **ptransfer)
{
   struct iris_context *ice = (struct iris_context *)ctx;
   struct iris_resource *res = (struct iris_resource *)resource;
Kenneth Graunke's avatar
Kenneth Graunke committed
1349
1350
   struct isl_surf *surf = &res->surf;

1351
1352
1353
1354
1355
1356
1357
1358
1359
   if (usage & PIPE_TRANSFER_DISCARD_WHOLE_RESOURCE) {
      /* Replace the backing storage with a fresh buffer for non-async maps */
      if (!(usage & (PIPE_TRANSFER_UNSYNCHRONIZED |
                     TC_TRANSFER_MAP_NO_INVALIDATE)))
         iris_invalidate_resource(ctx, resource);

      /* If we can discard the whole resource, we can discard the range. */
      usage |= PIPE_TRANSFER_DISCARD_RANGE;
   }
1360

1361
   bool map_would_stall = false;
Kenneth Graunke's avatar
Kenneth Graunke committed
1362

1363
1364
1365
1366
1367
1368
   if (resource->target != PIPE_BUFFER) {
      iris_resource_access_raw(ice, &ice->batches[IRIS_BATCH_RENDER], res,
                               level, box->z, box->depth,
                               usage & PIPE_TRANSFER_WRITE);
   }

1369
1370
1371
1372
1373
   if (!(usage & PIPE_TRANSFER_UNSYNCHRONIZED) &&
       can_promote_to_async(res, box, usage)) {
      usage |= PIPE_TRANSFER_UNSYNCHRONIZED;
   }

1374
   if (!(usage & PIPE_TRANSFER_UNSYNCHRONIZED)) {
1375
      map_would_stall = resource_is_busy(ice, res);
1376
1377
1378
1379

      if (map_would_stall && (usage & PIPE_TRANSFER_DONTBLOCK) &&
                             (usage & PIPE_TRANSFER_MAP_DIRECTLY))
         return NULL;
1380
1381
   }

1382
1383
   if (surf->tiling != ISL_TILING_LINEAR &&
       (usage & PIPE_TRANSFER_MAP_DIRECTLY))
1384
1385
      return NULL;

1386
   struct iris_transfer *map = slab_alloc(&ice->transfer_pool);
Kenneth Graunke's avatar
Kenneth Graunke committed
1387
   struct pipe_transfer *xfer = &map->base;
1388

Kenneth Graunke's avatar
Kenneth Graunke committed
1389
   if (!map)
1390
1391
      return NULL;

1392
   memset(map, 0, sizeof(*map));
Kenneth Graunke's avatar
Kenneth Graunke committed
1393
1394
1395
1396
1397
1398
1399
   map->dbg = &ice->dbg;

   pipe_resource_reference(&xfer->resource, resource);
   xfer->level = level;
   xfer->usage = usage;
   xfer->box = *box;
   *ptransfer = xfer;
1400

1401
1402
1403
   if (usage & PIPE_TRANSFER_WRITE)
      util_range_add(&res->valid_buffer_range, box->x, box->x + box->width);

1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
   /* Avoid using GPU copies for persistent/coherent buffers, as the idea
    * there is to access them simultaneously on the CPU & GPU.  This also
    * avoids trying to use GPU copies for our u_upload_mgr buffers which
    * contain state we're constructing for a GPU draw call, which would
    * kill us with infinite stack recursion.
    */
   bool no_gpu = usage & (PIPE_TRANSFER_PERSISTENT |
                          PIPE_TRANSFER_COHERENT |
                          PIPE_TRANSFER_MAP_DIRECTLY);

   /* GPU copies are not useful for buffer reads.  Instead of stalling to
    * read from the original buffer, we'd simply copy it to a temporary...
    * then stall (a bit longer) to read from that buffer.
    *
    * Images are less clear-cut.  Color resolves are destructive, removing
    * the underlying compression, so we'd rather blit the data to a linear
    * temporary and map that, to avoid the resolve.  (It might be better to
    * a tiled temporary and use the tiled_memcpy paths...)
    */
   if (!(usage & PIPE_TRANSFER_DISCARD_RANGE) &&
       res->aux.usage != ISL_AUX_USAGE_CCS_E &&
       res->aux.usage != ISL_AUX_USAGE_CCS_D) {
      no_gpu = true;
   }

1429
   if ((map_would_stall || res->aux.usage == ISL_AUX_USAGE_CCS_E) && !no_gpu) {
1430
1431
1432
1433
1434
1435
      /* If we need a synchronous mapping and the resource is busy,
       * we copy to/from a linear temporary buffer using the GPU.
       */
      map->batch = &ice->batches[IRIS_BATCH_RENDER];
      map->blorp = &ice->blorp;
      iris_map_copy_region(map);
Kenneth Graunke's avatar
Kenneth Graunke committed
1436
   } else {
1437
      /* Otherwise we're free to map on the CPU.  Flush if needed. */
1438
1439
1440
1441
1442
      if (!(usage & PIPE_TRANSFER_UNSYNCHRONIZED)) {
         for (int i = 0; i < IRIS_BATCH_COUNT; i++) {
            if (iris_batch_references(&ice->batches[i],