nvc0_screen.c 30.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
/*
 * Copyright 2010 Christoph Bumiller
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
17 18 19 20
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
21 22
 */

23
#include "util/u_format.h"
24 25 26
#include "util/u_format_s3tc.h"
#include "pipe/p_screen.h"

27 28 29
#include "vl/vl_decoder.h"
#include "vl/vl_video_buffer.h"

30
#include "nouveau_vp3_video.h"
31

32 33
#include "nvc0/nvc0_context.h"
#include "nvc0/nvc0_screen.h"
34

35
#include "nvc0/nvc0_graph_macros.h"
36

37 38 39 40
#ifndef NOUVEAU_GETPARAM_GRAPH_UNITS
# define NOUVEAU_GETPARAM_GRAPH_UNITS 13
#endif

41 42 43 44 45
static boolean
nvc0_screen_is_format_supported(struct pipe_screen *pscreen,
                                enum pipe_format format,
                                enum pipe_texture_target target,
                                unsigned sample_count,
46
                                unsigned bindings)
47
{
48 49
   if (sample_count > 8)
      return FALSE;
50
   if (!(0x117 & (1 << sample_count))) /* 0, 1, 2, 4 or 8 */
51 52
      return FALSE;

53 54
   if (!util_format_is_supported(format, bindings))
      return FALSE;
55

56 57 58 59
   if ((bindings & PIPE_BIND_SAMPLER_VIEW) && (target != PIPE_BUFFER))
      if (util_format_get_blocksizebits(format) == 3 * 32)
         return FALSE;

60 61 62 63 64 65 66 67 68 69 70
   /* transfers & shared are always supported */
   bindings &= ~(PIPE_BIND_TRANSFER_READ |
                 PIPE_BIND_TRANSFER_WRITE |
                 PIPE_BIND_SHARED);

   return (nvc0_format_table[format].usage & bindings) == bindings;
}

static int
nvc0_screen_get_param(struct pipe_screen *pscreen, enum pipe_cap param)
{
71 72
   const uint16_t class_3d = nouveau_screen(pscreen)->class_3d;

73 74 75
   switch (param) {
   case PIPE_CAP_MAX_TEXTURE_2D_LEVELS:
   case PIPE_CAP_MAX_TEXTURE_CUBE_LEVELS:
76 77
      return 15;
   case PIPE_CAP_MAX_TEXTURE_3D_LEVELS:
78
      return (class_3d >= NVE4_3D_CLASS) ? 13 : 12;
79
   case PIPE_CAP_MAX_TEXTURE_ARRAY_LAYERS:
80
      return 2048;
81 82 83 84
   case PIPE_CAP_MIN_TEXEL_OFFSET:
      return -8;
   case PIPE_CAP_MAX_TEXEL_OFFSET:
      return 7;
85 86 87 88
   case PIPE_CAP_TEXTURE_MIRROR_CLAMP:
   case PIPE_CAP_TEXTURE_SWIZZLE:
   case PIPE_CAP_TEXTURE_SHADOW_MAP:
   case PIPE_CAP_NPOT_TEXTURES:
89
   case PIPE_CAP_MIXED_FRAMEBUFFER_SIZES:
90
   case PIPE_CAP_ANISOTROPIC_FILTER:
91
   case PIPE_CAP_SEAMLESS_CUBE_MAP:
92
   case PIPE_CAP_CUBE_MAP_ARRAY:
93
   case PIPE_CAP_TEXTURE_BUFFER_OBJECTS:
94
   case PIPE_CAP_TEXTURE_MULTISAMPLE:
95
      return 1;
96 97
   case PIPE_CAP_MAX_TEXTURE_BUFFER_SIZE:
      return 65536;
98
   case PIPE_CAP_SEAMLESS_CUBE_MAP_PER_TEXTURE:
99
      return (class_3d >= NVE4_3D_CLASS) ? 1 : 0;
100
   case PIPE_CAP_TWO_SIDED_STENCIL:
101
   case PIPE_CAP_DEPTH_CLIP_DISABLE:
102
   case PIPE_CAP_POINT_SPRITE:
103
   case PIPE_CAP_TGSI_TEXCOORD:
104 105 106
      return 1;
   case PIPE_CAP_SM3:
      return 1;
107
   case PIPE_CAP_GLSL_FEATURE_LEVEL:
108
      return 330;
109 110
   case PIPE_CAP_MAX_RENDER_TARGETS:
      return 8;
111 112
   case PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETS:
      return 1;
113 114 115
   case PIPE_CAP_FRAGMENT_COLOR_CLAMPED:
   case PIPE_CAP_VERTEX_COLOR_UNCLAMPED:
   case PIPE_CAP_VERTEX_COLOR_CLAMPED:
116
      return 1;
117
   case PIPE_CAP_QUERY_TIMESTAMP:
118
   case PIPE_CAP_QUERY_TIME_ELAPSED:
119
   case PIPE_CAP_OCCLUSION_QUERY:
120
   case PIPE_CAP_STREAM_OUTPUT_PAUSE_RESUME:
121
   case PIPE_CAP_QUERY_PIPELINE_STATISTICS:
122
      return 1;
123
   case PIPE_CAP_MAX_STREAM_OUTPUT_BUFFERS:
124 125 126 127
      return 4;
   case PIPE_CAP_MAX_STREAM_OUTPUT_SEPARATE_COMPONENTS:
   case PIPE_CAP_MAX_STREAM_OUTPUT_INTERLEAVED_COMPONENTS:
      return 128;
128 129 130 131 132 133 134 135 136 137 138 139 140
   case PIPE_CAP_BLEND_EQUATION_SEPARATE:
   case PIPE_CAP_INDEP_BLEND_ENABLE:
   case PIPE_CAP_INDEP_BLEND_FUNC:
      return 1;
   case PIPE_CAP_TGSI_FS_COORD_ORIGIN_UPPER_LEFT:
   case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_HALF_INTEGER:
      return 1;
   case PIPE_CAP_TGSI_FS_COORD_ORIGIN_LOWER_LEFT:
   case PIPE_CAP_TGSI_FS_COORD_PIXEL_CENTER_INTEGER:
      return 0;
   case PIPE_CAP_SHADER_STENCIL_EXPORT:
      return 0;
   case PIPE_CAP_PRIMITIVE_RESTART:
141 142
   case PIPE_CAP_TGSI_INSTANCEID:
   case PIPE_CAP_VERTEX_ELEMENT_INSTANCE_DIVISOR:
143
   case PIPE_CAP_MIXED_COLORBUFFER_FORMATS:
144
   case PIPE_CAP_CONDITIONAL_RENDER:
145
   case PIPE_CAP_TEXTURE_BARRIER:
146
   case PIPE_CAP_QUADS_FOLLOW_PROVOKING_VERTEX_CONVENTION:
147
   case PIPE_CAP_START_INSTANCE:
148
      return 1;
149
   case PIPE_CAP_TGSI_CAN_COMPACT_CONSTANTS:
150
      return 0; /* state trackers will know better */
151
   case PIPE_CAP_USER_CONSTANT_BUFFERS:
152
   case PIPE_CAP_USER_INDEX_BUFFERS:
153
   case PIPE_CAP_USER_VERTEX_BUFFERS:
154
      return 1;
155 156
   case PIPE_CAP_CONSTANT_BUFFER_OFFSET_ALIGNMENT:
      return 256;
157 158
   case PIPE_CAP_TEXTURE_BUFFER_OFFSET_ALIGNMENT:
      return 1; /* 256 for binding as RT, but that's not possible in GL */
159
   case PIPE_CAP_MIN_MAP_BUFFER_ALIGNMENT:
160
      return NOUVEAU_MIN_BUFFER_MAP_ALIGN;
161 162 163 164
   case PIPE_CAP_VERTEX_BUFFER_OFFSET_4BYTE_ALIGNED_ONLY:
   case PIPE_CAP_VERTEX_BUFFER_STRIDE_4BYTE_ALIGNED_ONLY:
   case PIPE_CAP_VERTEX_ELEMENT_SRC_OFFSET_4BYTE_ALIGNED_ONLY:
      return 0;
165 166
   case PIPE_CAP_COMPUTE:
      return (class_3d >= NVE4_3D_CLASS) ? 1 : 0;
167 168
   case PIPE_CAP_PREFER_BLIT_BASED_TEXTURE_TRANSFER:
      return 1;
169 170
   case PIPE_CAP_TEXTURE_BORDER_COLOR_QUIRK:
      return PIPE_QUIRK_TEXTURE_BORDER_COLOR_SWIZZLE_NV50;
171 172
   case PIPE_CAP_ENDIANNESS:
      return PIPE_ENDIAN_LITTLE;
173 174
   case PIPE_CAP_TGSI_VS_LAYER:
      return 0;
175 176 177 178 179 180 181 182 183 184
   default:
      NOUVEAU_ERR("unknown PIPE_CAP %d\n", param);
      return 0;
   }
}

static int
nvc0_screen_get_shader_param(struct pipe_screen *pscreen, unsigned shader,
                             enum pipe_shader_cap param)
{
185 186
   const uint16_t class_3d = nouveau_screen(pscreen)->class_3d;

187 188 189 190 191 192 193 194 195
   switch (shader) {
   case PIPE_SHADER_VERTEX:
      /*
   case PIPE_SHADER_TESSELLATION_CONTROL:
   case PIPE_SHADER_TESSELLATION_EVALUATION:
      */
   case PIPE_SHADER_GEOMETRY:
   case PIPE_SHADER_FRAGMENT:
      break;
196 197 198 199
   case PIPE_SHADER_COMPUTE:
      if (class_3d < NVE4_3D_CLASS)
         return 0;
      break;
200 201 202
   default:
      return 0;
   }
203

204
   switch (param) {
205 206
   case PIPE_SHADER_CAP_PREFERRED_IR:
      return PIPE_SHADER_IR_TGSI;
207 208 209 210 211 212
   case PIPE_SHADER_CAP_MAX_INSTRUCTIONS:
   case PIPE_SHADER_CAP_MAX_ALU_INSTRUCTIONS:
   case PIPE_SHADER_CAP_MAX_TEX_INSTRUCTIONS:
   case PIPE_SHADER_CAP_MAX_TEX_INDIRECTIONS:
      return 16384;
   case PIPE_SHADER_CAP_MAX_CONTROL_FLOW_DEPTH:
213
      return 16;
214 215 216
   case PIPE_SHADER_CAP_MAX_INPUTS:
      if (shader == PIPE_SHADER_VERTEX)
         return 32;
217 218 219 220 221
      /* NOTE: These only count our slots for GENERIC varyings.
       * The address space may be larger, but the actual hard limit seems to be
       * less than what the address space layout permits, so don't add TEXCOORD,
       * COLOR, etc. here.
       */
222
      if (shader == PIPE_SHADER_FRAGMENT)
223 224 225 226 227
         return 0x1f0 / 16;
      /* Actually this counts CLIPVERTEX, which occupies the last generic slot,
       * and excludes 0x60 per-patch inputs.
       */
      return 0x200 / 16;
228 229 230
   case PIPE_SHADER_CAP_MAX_CONSTS:
      return 65536 / 16;
   case PIPE_SHADER_CAP_MAX_CONST_BUFFERS:
231 232
      if (shader == PIPE_SHADER_COMPUTE && class_3d >= NVE4_3D_CLASS)
         return NVE4_MAX_PIPE_CONSTBUFS_COMPUTE;
233
      return NVC0_MAX_PIPE_CONSTBUFS;
234 235 236 237 238 239 240 241 242 243 244 245 246 247
   case PIPE_SHADER_CAP_MAX_ADDRS:
      return 1;
   case PIPE_SHADER_CAP_INDIRECT_INPUT_ADDR:
   case PIPE_SHADER_CAP_INDIRECT_OUTPUT_ADDR:
      return shader != PIPE_SHADER_FRAGMENT;
   case PIPE_SHADER_CAP_INDIRECT_TEMP_ADDR:
   case PIPE_SHADER_CAP_INDIRECT_CONST_ADDR:
      return 1;
   case PIPE_SHADER_CAP_MAX_PREDS:
      return 0;
   case PIPE_SHADER_CAP_MAX_TEMPS:
      return NVC0_CAP_MAX_PROGRAM_TEMPS;
   case PIPE_SHADER_CAP_TGSI_CONT_SUPPORTED:
      return 1;
248 249
   case PIPE_SHADER_CAP_TGSI_SQRT_SUPPORTED:
      return 0;
250
   case PIPE_SHADER_CAP_SUBROUTINES:
251
      return 1;
252
   case PIPE_SHADER_CAP_INTEGERS:
253
      return 1;
254
   case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
255
      return 16; /* would be 32 in linked (OpenGL-style) mode */
256 257
   case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS:
      return 16; /* XXX not sure if more are really safe */
258 259 260 261 262 263 264
   default:
      NOUVEAU_ERR("unknown PIPE_SHADER_CAP %d\n", param);
      return 0;
   }
}

static float
265
nvc0_screen_get_paramf(struct pipe_screen *pscreen, enum pipe_capf param)
266 267
{
   switch (param) {
268 269
   case PIPE_CAPF_MAX_LINE_WIDTH:
   case PIPE_CAPF_MAX_LINE_WIDTH_AA:
270
      return 10.0f;
271
   case PIPE_CAPF_MAX_POINT_WIDTH:
272
      return 63.0f;
273
   case PIPE_CAPF_MAX_POINT_WIDTH_AA:
274
      return 63.375f;
275
   case PIPE_CAPF_MAX_TEXTURE_ANISOTROPY:
276
      return 16.0f;
277
   case PIPE_CAPF_MAX_TEXTURE_LOD_BIAS:
278
      return 15.0f;
279 280 281 282 283 284
   default:
      NOUVEAU_ERR("unknown PIPE_CAP %d\n", param);
      return 0.0f;
   }
}

285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325
static int
nvc0_screen_get_compute_param(struct pipe_screen *pscreen,
                              enum pipe_compute_cap param, void *data)
{
   uint64_t *data64 = (uint64_t *)data;
   const uint16_t obj_class = nvc0_screen(pscreen)->compute->oclass;

   switch (param) {
   case PIPE_COMPUTE_CAP_GRID_DIMENSION:
      data64[0] = 3;
      return 8;
   case PIPE_COMPUTE_CAP_MAX_GRID_SIZE:
      data64[0] = (obj_class >= NVE4_COMPUTE_CLASS) ? 0x7fffffff : 65535;
      data64[1] = 65535;
      data64[2] = 65535;
      return 24;
   case PIPE_COMPUTE_CAP_MAX_BLOCK_SIZE:
      data64[0] = 1024;
      data64[1] = 1024;
      data64[2] = 64;
      return 24;
   case PIPE_COMPUTE_CAP_MAX_THREADS_PER_BLOCK:
      data64[0] = 1024;
      return 8;
   case PIPE_COMPUTE_CAP_MAX_GLOBAL_SIZE: /* g[] */
      data64[0] = (uint64_t)1 << 40;
      return 8;
   case PIPE_COMPUTE_CAP_MAX_LOCAL_SIZE: /* s[] */
      data64[0] = 48 << 10;
      return 8;
   case PIPE_COMPUTE_CAP_MAX_PRIVATE_SIZE: /* l[] */
      data64[0] = 512 << 10;
      return 8;
   case PIPE_COMPUTE_CAP_MAX_INPUT_SIZE: /* c[], arbitrary limit */
      data64[0] = 4096;
      return 8;
   default:
      return 0;
   }
}

326 327 328 329 330
static void
nvc0_screen_destroy(struct pipe_screen *pscreen)
{
   struct nvc0_screen *screen = nvc0_screen(pscreen);

331 332 333 334
   if (screen->base.fence.current) {
      nouveau_fence_wait(screen->base.fence.current);
      nouveau_fence_ref(NULL, &screen->base.fence.current);
   }
335 336
   if (screen->base.pushbuf)
      screen->base.pushbuf->user_priv = NULL;
337

Christoph Bumiller's avatar
Christoph Bumiller committed
338 339
   if (screen->blitter)
      nvc0_blitter_destroy(screen);
340 341 342 343
   if (screen->pm.prog) {
      screen->pm.prog->code = NULL; /* hardcoded, don't FREE */
      nvc0_program_destroy(NULL, screen->pm.prog);
   }
344

345
   nouveau_bo_ref(NULL, &screen->text);
346
   nouveau_bo_ref(NULL, &screen->uniform_bo);
347 348 349
   nouveau_bo_ref(NULL, &screen->tls);
   nouveau_bo_ref(NULL, &screen->txc);
   nouveau_bo_ref(NULL, &screen->fence.bo);
350
   nouveau_bo_ref(NULL, &screen->poly_cache);
351
   nouveau_bo_ref(NULL, &screen->parm);
352

353 354
   nouveau_heap_destroy(&screen->lib_code);
   nouveau_heap_destroy(&screen->text_heap);
355

356
   FREE(screen->tic.entries);
357

358
   nouveau_mm_destroy(screen->mm_VRAM_fe0);
359

360
   nouveau_object_del(&screen->eng3d);
361 362
   nouveau_object_del(&screen->eng2d);
   nouveau_object_del(&screen->m2mf);
363
   nouveau_object_del(&screen->compute);
364

365 366 367 368 369 370 371 372 373
   nouveau_screen_fini(&screen->base);

   FREE(screen);
}

static int
nvc0_graph_set_macro(struct nvc0_screen *screen, uint32_t m, unsigned pos,
                     unsigned size, const uint32_t *data)
{
374
   struct nouveau_pushbuf *push = screen->base.pushbuf;
375 376 377

   size /= 4;

378 379 380 381 382 383
   BEGIN_NVC0(push, SUBC_3D(NVC0_GRAPH_MACRO_ID), 2);
   PUSH_DATA (push, (m - 0x3800) / 8);
   PUSH_DATA (push, pos);
   BEGIN_1IC0(push, SUBC_3D(NVC0_GRAPH_MACRO_UPLOAD_POS), size + 1);
   PUSH_DATA (push, pos);
   PUSH_DATAp(push, data, size);
384 385 386 387 388

   return pos + size;
}

static void
389
nvc0_magic_3d_init(struct nouveau_pushbuf *push, uint16_t obj_class)
390
{
391 392 393
   BEGIN_NVC0(push, SUBC_3D(0x10cc), 1);
   PUSH_DATA (push, 0xff);
   BEGIN_NVC0(push, SUBC_3D(0x10e0), 2);
394 395
   PUSH_DATA (push, 0xff);
   PUSH_DATA (push, 0xff);
396
   BEGIN_NVC0(push, SUBC_3D(0x10ec), 2);
397 398
   PUSH_DATA (push, 0xff);
   PUSH_DATA (push, 0xff);
399 400 401 402 403 404 405 406 407
   BEGIN_NVC0(push, SUBC_3D(0x074c), 1);
   PUSH_DATA (push, 0x3f);

   BEGIN_NVC0(push, SUBC_3D(0x16a8), 1);
   PUSH_DATA (push, (3 << 16) | 3);
   BEGIN_NVC0(push, SUBC_3D(0x1794), 1);
   PUSH_DATA (push, (2 << 16) | 2);
   BEGIN_NVC0(push, SUBC_3D(0x0de8), 1);
   PUSH_DATA (push, 1);
408

409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430
   BEGIN_NVC0(push, SUBC_3D(0x12ac), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, SUBC_3D(0x0218), 1);
   PUSH_DATA (push, 0x10);
   BEGIN_NVC0(push, SUBC_3D(0x10fc), 1);
   PUSH_DATA (push, 0x10);
   BEGIN_NVC0(push, SUBC_3D(0x1290), 1);
   PUSH_DATA (push, 0x10);
   BEGIN_NVC0(push, SUBC_3D(0x12d8), 2);
   PUSH_DATA (push, 0x10);
   PUSH_DATA (push, 0x10);
   BEGIN_NVC0(push, SUBC_3D(0x1140), 1);
   PUSH_DATA (push, 0x10);
   BEGIN_NVC0(push, SUBC_3D(0x1610), 1);
   PUSH_DATA (push, 0xe);

   BEGIN_NVC0(push, SUBC_3D(0x164c), 1);
   PUSH_DATA (push, 1 << 12);
   BEGIN_NVC0(push, SUBC_3D(0x030c), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, SUBC_3D(0x0300), 1);
   PUSH_DATA (push, 3);
431

432
   BEGIN_NVC0(push, SUBC_3D(0x02d0), 1);
433
   PUSH_DATA (push, 0x3fffff);
434 435 436 437 438 439
   BEGIN_NVC0(push, SUBC_3D(0x0fdc), 1);
   PUSH_DATA (push, 1);
   BEGIN_NVC0(push, SUBC_3D(0x19c0), 1);
   PUSH_DATA (push, 1);
   BEGIN_NVC0(push, SUBC_3D(0x075c), 1);
   PUSH_DATA (push, 3);
440 441 442 443 444 445 446 447

   if (obj_class >= NVE4_3D_CLASS) {
      BEGIN_NVC0(push, SUBC_3D(0x07fc), 1);
      PUSH_DATA (push, 1);
   }

   /* TODO: find out what software methods 0x1528, 0x1280 and (on nve4) 0x02dc
    * are supposed to do */
448 449
}

450
static void
Marcin Ślusarz's avatar
Marcin Ślusarz committed
451
nvc0_screen_fence_emit(struct pipe_screen *pscreen, u32 *sequence)
452 453
{
   struct nvc0_screen *screen = nvc0_screen(pscreen);
454
   struct nouveau_pushbuf *push = screen->base.pushbuf;
Marcin Ślusarz's avatar
Marcin Ślusarz committed
455 456 457 458

   /* we need to do it after possible flush in MARK_RING */
   *sequence = ++screen->base.fence.sequence;

459 460 461 462 463
   BEGIN_NVC0(push, NVC0_3D(QUERY_ADDRESS_HIGH), 4);
   PUSH_DATAh(push, screen->fence.bo->offset);
   PUSH_DATA (push, screen->fence.bo->offset);
   PUSH_DATA (push, *sequence);
   PUSH_DATA (push, NVC0_3D_QUERY_GET_FENCE | NVC0_3D_QUERY_GET_SHORT |
464 465 466 467 468 469 470 471 472 473
              (0xf << NVC0_3D_QUERY_GET_UNIT__SHIFT));
}

static u32
nvc0_screen_fence_update(struct pipe_screen *pscreen)
{
   struct nvc0_screen *screen = nvc0_screen(pscreen);
   return screen->fence.map[0];
}

474 475 476 477 478
static int
nvc0_screen_init_compute(struct nvc0_screen *screen)
{
   screen->base.base.get_compute_param = nvc0_screen_get_compute_param;

479
   switch (screen->base.device->chipset & ~0xf) {
480 481
   case 0xc0:
   case 0xd0:
482 483 484 485 486
      /* Using COMPUTE has weird effects on 3D state, we need to
       * investigate this further before enabling it by default.
       */
      if (debug_get_bool_option("NVC0_COMPUTE", FALSE))
         return nvc0_screen_compute_setup(screen, screen->base.pushbuf);
487 488 489
      return 0;
   case 0xe0:
   case 0xf0:
490
   case 0x100:
491 492 493 494 495 496
      return nve4_screen_compute_setup(screen, screen->base.pushbuf);
   default:
      return -1;
   }
}

497 498 499 500 501 502 503 504 505 506 507 508 509 510
boolean
nvc0_screen_resize_tls_area(struct nvc0_screen *screen,
                            uint32_t lpos, uint32_t lneg, uint32_t cstack)
{
   struct nouveau_bo *bo = NULL;
   int ret;
   uint64_t size = (lpos + lneg) * 32 + cstack;

   if (size >= (1 << 20)) {
      NOUVEAU_ERR("requested TLS size too large: 0x%"PRIx64"\n", size);
      return FALSE;
   }

   size *= (screen->base.device->chipset >= 0xe0) ? 64 : 48; /* max warps */
511
   size  = align(size, 0x8000);
512 513 514 515 516 517 518 519 520 521 522 523 524 525 526
   size *= screen->mp_count;

   size = align(size, 1 << 17);

   ret = nouveau_bo_new(screen->base.device, NOUVEAU_BO_VRAM, 1 << 17, size,
                        NULL, &bo);
   if (ret) {
      NOUVEAU_ERR("failed to allocate TLS area, size: 0x%"PRIx64"\n", size);
      return FALSE;
   }
   nouveau_bo_ref(NULL, &screen->tls);
   screen->tls = bo;
   return TRUE;
}

527 528 529 530 531 532 533
#define FAIL_SCREEN_INIT(str, err)                    \
   do {                                               \
      NOUVEAU_ERR(str, err);                          \
      nvc0_screen_destroy(pscreen);                   \
      return NULL;                                    \
   } while(0)

534
struct pipe_screen *
535
nvc0_screen_create(struct nouveau_device *dev)
536 537 538
{
   struct nvc0_screen *screen;
   struct pipe_screen *pscreen;
539 540
   struct nouveau_object *chan;
   struct nouveau_pushbuf *push;
541
   uint64_t value;
542
   uint32_t obj_class;
543 544
   int ret;
   unsigned i;
545
   union nouveau_bo_config mm_config;
546

547 548 549 550
   switch (dev->chipset & ~0xf) {
   case 0xc0:
   case 0xd0:
   case 0xe0:
551
   case 0xf0:
552
   case 0x100:
553 554 555 556 557
      break;
   default:
      return NULL;
   }

558 559 560 561 562 563 564 565 566 567 568
   screen = CALLOC_STRUCT(nvc0_screen);
   if (!screen)
      return NULL;
   pscreen = &screen->base.base;

   ret = nouveau_screen_init(&screen->base, dev);
   if (ret) {
      nvc0_screen_destroy(pscreen);
      return NULL;
   }
   chan = screen->base.channel;
569 570
   push = screen->base.pushbuf;
   push->user_priv = screen;
571
   push->rsvd_kick = 5;
572

573 574 575 576 577
   screen->base.vidmem_bindings |= PIPE_BIND_CONSTANT_BUFFER |
      PIPE_BIND_VERTEX_BUFFER | PIPE_BIND_INDEX_BUFFER;
   screen->base.sysmem_bindings |=
      PIPE_BIND_VERTEX_BUFFER | PIPE_BIND_INDEX_BUFFER;

578 579 580 581 582 583
   pscreen->destroy = nvc0_screen_destroy;
   pscreen->context_create = nvc0_create;
   pscreen->is_format_supported = nvc0_screen_is_format_supported;
   pscreen->get_param = nvc0_screen_get_param;
   pscreen->get_shader_param = nvc0_screen_get_shader_param;
   pscreen->get_paramf = nvc0_screen_get_paramf;
584
   pscreen->get_driver_query_info = nvc0_screen_get_driver_query_info;
585 586 587

   nvc0_screen_init_resource_functions(pscreen);

588 589
   screen->base.base.get_video_param = nouveau_vp3_screen_get_video_param;
   screen->base.base.is_video_format_supported = nouveau_vp3_screen_video_supported;
590

591
   ret = nouveau_bo_new(dev, NOUVEAU_BO_GART | NOUVEAU_BO_MAP, 0, 4096, NULL,
592
                        &screen->fence.bo);
593 594
   if (ret)
      goto fail;
595
   nouveau_bo_map(screen->fence.bo, 0, NULL);
596
   screen->fence.map = screen->fence.bo->map;
597 598
   screen->base.fence.emit = nvc0_screen_fence_emit;
   screen->base.fence.update = nvc0_screen_fence_update;
599

600 601
   switch (dev->chipset & ~0xf) {
   case 0x100:
602 603 604
   case 0xf0:
      obj_class = NVF0_P2MF_CLASS;
      break;
605 606 607 608 609 610 611 612
   case 0xe0:
      obj_class = NVE4_P2MF_CLASS;
      break;
   default:
      obj_class = NVC0_M2MF_CLASS;
      break;
   }
   ret = nouveau_object_new(chan, 0xbeef323f, obj_class, NULL, 0,
613
                            &screen->m2mf);
614 615 616
   if (ret)
      FAIL_SCREEN_INIT("Error allocating PGRAPH context for M2MF: %d\n", ret);

617 618
   BEGIN_NVC0(push, SUBC_M2MF(NV01_SUBCHAN_OBJECT), 1);
   PUSH_DATA (push, screen->m2mf->oclass);
619 620 621 622
   if (screen->m2mf->oclass == NVE4_P2MF_CLASS) {
      BEGIN_NVC0(push, SUBC_COPY(NV01_SUBCHAN_OBJECT), 1);
      PUSH_DATA (push, 0xa0b5);
   }
623

624 625
   ret = nouveau_object_new(chan, 0xbeef902d, NVC0_2D_CLASS, NULL, 0,
                            &screen->eng2d);
626 627 628
   if (ret)
      FAIL_SCREEN_INIT("Error allocating PGRAPH context for 2D: %d\n", ret);

629 630
   BEGIN_NVC0(push, SUBC_2D(NV01_SUBCHAN_OBJECT), 1);
   PUSH_DATA (push, screen->eng2d->oclass);
631 632
   BEGIN_NVC0(push, NVC0_2D(SINGLE_GPC), 1);
   PUSH_DATA (push, 0);
633 634 635 636 637 638 639 640 641 642 643
   BEGIN_NVC0(push, NVC0_2D(OPERATION), 1);
   PUSH_DATA (push, NVC0_2D_OPERATION_SRCCOPY);
   BEGIN_NVC0(push, NVC0_2D(CLIP_ENABLE), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_2D(COLOR_KEY_ENABLE), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, SUBC_2D(0x0884), 1);
   PUSH_DATA (push, 0x3f);
   BEGIN_NVC0(push, SUBC_2D(0x0888), 1);
   PUSH_DATA (push, 1);

644 645 646 647
   BEGIN_NVC0(push, SUBC_2D(NVC0_GRAPH_NOTIFY_ADDRESS_HIGH), 2);
   PUSH_DATAh(push, screen->fence.bo->offset + 16);
   PUSH_DATA (push, screen->fence.bo->offset + 16);

648 649
   switch (dev->chipset & ~0xf) {
   case 0x100:
650 651 652
   case 0xf0:
      obj_class = NVF0_3D_CLASS;
      break;
653 654 655 656
   case 0xe0:
      obj_class = NVE4_3D_CLASS;
      break;
   case 0xd0:
657 658
      obj_class = NVC8_3D_CLASS;
      break;
659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675
   case 0xc0:
   default:
      switch (dev->chipset) {
      case 0xc8:
         obj_class = NVC8_3D_CLASS;
         break;
      case 0xc1:
         obj_class = NVC1_3D_CLASS;
         break;
      default:
         obj_class = NVC0_3D_CLASS;
         break;
      }
      break;
   }
   ret = nouveau_object_new(chan, 0xbeef003d, obj_class, NULL, 0,
                            &screen->eng3d);
676 677
   if (ret)
      FAIL_SCREEN_INIT("Error allocating PGRAPH context for 3D: %d\n", ret);
678
   screen->base.class_3d = obj_class;
679

680
   BEGIN_NVC0(push, SUBC_3D(NV01_SUBCHAN_OBJECT), 1);
681
   PUSH_DATA (push, screen->eng3d->oclass);
682

683 684
   BEGIN_NVC0(push, NVC0_3D(COND_MODE), 1);
   PUSH_DATA (push, NVC0_3D_COND_MODE_ALWAYS);
685

686 687
   if (debug_get_bool_option("NOUVEAU_SHADER_WATCHDOG", TRUE)) {
      /* kill shaders after about 1 second (at 100 MHz) */
688 689
      BEGIN_NVC0(push, NVC0_3D(WATCHDOG_TIMER), 1);
      PUSH_DATA (push, 0x17);
690 691
   }

692 693 694 695 696
   IMMED_NVC0(push, NVC0_3D(ZETA_COMP_ENABLE), dev->drm_version >= 0x01000101);
   BEGIN_NVC0(push, NVC0_3D(RT_COMP_ENABLE(0)), 8);
   for (i = 0; i < 8; ++i)
           PUSH_DATA(push, dev->drm_version >= 0x01000101);

697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715
   BEGIN_NVC0(push, NVC0_3D(RT_CONTROL), 1);
   PUSH_DATA (push, 1);

   BEGIN_NVC0(push, NVC0_3D(CSAA_ENABLE), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(MULTISAMPLE_ENABLE), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(MULTISAMPLE_MODE), 1);
   PUSH_DATA (push, NVC0_3D_MULTISAMPLE_MODE_MS1);
   BEGIN_NVC0(push, NVC0_3D(MULTISAMPLE_CTRL), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(LINE_WIDTH_SEPARATE), 1);
   PUSH_DATA (push, 1);
   BEGIN_NVC0(push, NVC0_3D(LINE_LAST_PIXEL), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(BLEND_SEPARATE_ALPHA), 1);
   PUSH_DATA (push, 1);
   BEGIN_NVC0(push, NVC0_3D(BLEND_ENABLE_COMMON), 1);
   PUSH_DATA (push, 0);
716 717 718 719 720 721 722 723 724 725 726 727 728 729 730
   if (screen->eng3d->oclass < NVE4_3D_CLASS) {
      BEGIN_NVC0(push, NVC0_3D(TEX_MISC), 1);
      PUSH_DATA (push, NVC0_3D_TEX_MISC_SEAMLESS_CUBE_MAP);
   } else {
      BEGIN_NVC0(push, NVE4_3D(TEX_CB_INDEX), 1);
      PUSH_DATA (push, 15);
   }
   BEGIN_NVC0(push, NVC0_3D(CALL_LIMIT_LOG), 1);
   PUSH_DATA (push, 8); /* 128 */
   BEGIN_NVC0(push, NVC0_3D(ZCULL_STATCTRS_ENABLE), 1);
   PUSH_DATA (push, 1);
   if (screen->eng3d->oclass >= NVC1_3D_CLASS) {
      BEGIN_NVC0(push, NVC0_3D(CACHE_SPLIT), 1);
      PUSH_DATA (push, NVC0_3D_CACHE_SPLIT_48K_SHARED_16K_L1);
   }
731

732
   nvc0_magic_3d_init(push, screen->eng3d->oclass);
733 734 735

   ret = nouveau_bo_new(dev, NOUVEAU_BO_VRAM, 1 << 17, 1 << 20, NULL,
                        &screen->text);
736 737 738
   if (ret)
      goto fail;

739 740 741
   /* XXX: getting a page fault at the end of the code buffer every few
    *  launches, don't use the last 256 bytes to work around them - prefetch ?
    */
742
   nouveau_heap_init(&screen->text_heap, 0, (1 << 20) - 0x100);
743

744
   ret = nouveau_bo_new(dev, NOUVEAU_BO_VRAM, 1 << 12, 6 << 16, NULL,
745
                        &screen->uniform_bo);
746 747 748
   if (ret)
      goto fail;

749 750
   PUSH_REFN (push, screen->uniform_bo, NOUVEAU_BO_VRAM | NOUVEAU_BO_WR);

751
   for (i = 0; i < 5; ++i) {
752
      /* TIC and TSC entries for each unit (nve4+ only) */
753
      /* auxiliary constants (6 user clip planes, base instance id) */
754 755 756 757
      BEGIN_NVC0(push, NVC0_3D(CB_SIZE), 3);
      PUSH_DATA (push, 512);
      PUSH_DATAh(push, screen->uniform_bo->offset + (5 << 16) + (i << 9));
      PUSH_DATA (push, screen->uniform_bo->offset + (5 << 16) + (i << 9));
758 759
      BEGIN_NVC0(push, NVC0_3D(CB_BIND(i)), 1);
      PUSH_DATA (push, (15 << 4) | 1);
760 761 762 763 764 765 766 767 768 769
      if (screen->eng3d->oclass >= NVE4_3D_CLASS) {
         unsigned j;
         BEGIN_1IC0(push, NVC0_3D(CB_POS), 9);
         PUSH_DATA (push, 0);
         for (j = 0; j < 8; ++j)
            PUSH_DATA(push, j);
      } else {
         BEGIN_NVC0(push, NVC0_3D(TEX_LIMITS(i)), 1);
         PUSH_DATA (push, 0x54);
      }
770
   }
771 772 773
   BEGIN_NVC0(push, NVC0_3D(LINKED_TSC), 1);
   PUSH_DATA (push, 0);

774 775 776 777 778 779 780 781 782 783 784 785 786 787 788
   /* return { 0.0, 0.0, 0.0, 0.0 } for out-of-bounds vtxbuf access */
   BEGIN_NVC0(push, NVC0_3D(CB_SIZE), 3);
   PUSH_DATA (push, 256);
   PUSH_DATAh(push, screen->uniform_bo->offset + (5 << 16) + (6 << 9));
   PUSH_DATA (push, screen->uniform_bo->offset + (5 << 16) + (6 << 9));
   BEGIN_1IC0(push, NVC0_3D(CB_POS), 5);
   PUSH_DATA (push, 0);
   PUSH_DATAf(push, 0.0f);
   PUSH_DATAf(push, 0.0f);
   PUSH_DATAf(push, 0.0f);
   PUSH_DATAf(push, 0.0f);
   BEGIN_NVC0(push, NVC0_3D(VERTEX_RUNOUT_ADDRESS_HIGH), 2);
   PUSH_DATAh(push, screen->uniform_bo->offset + (5 << 16) + (6 << 9));
   PUSH_DATA (push, screen->uniform_bo->offset + (5 << 16) + (6 << 9));

789 790 791 792 793 794 795 796 797 798 799 800 801
   if (dev->drm_version >= 0x01000101) {
      ret = nouveau_getparam(dev, NOUVEAU_GETPARAM_GRAPH_UNITS, &value);
      if (ret) {
         NOUVEAU_ERR("NOUVEAU_GETPARAM_GRAPH_UNITS failed.\n");
         goto fail;
      }
   } else {
      if (dev->chipset >= 0xe0 && dev->chipset < 0xf0)
         value = (8 << 8) | 4;
      else
         value = (16 << 8) | 4;
   }
   screen->mp_count = value >> 8;
802
   screen->mp_count_compute = screen->mp_count;
803

804
   nvc0_screen_resize_tls_area(screen, 128 * 16, 0, 0x200);
805

806 807 808 809 810 811
   BEGIN_NVC0(push, NVC0_3D(CODE_ADDRESS_HIGH), 2);
   PUSH_DATAh(push, screen->text->offset);
   PUSH_DATA (push, screen->text->offset);
   BEGIN_NVC0(push, NVC0_3D(TEMP_ADDRESS_HIGH), 4);
   PUSH_DATAh(push, screen->tls->offset);
   PUSH_DATA (push, screen->tls->offset);
812 813
   PUSH_DATA (push, screen->tls->size >> 32);
   PUSH_DATA (push, screen->tls->size);
814 815 816 817
   BEGIN_NVC0(push, NVC0_3D(WARP_TEMP_ALLOC), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(LOCAL_BASE), 1);
   PUSH_DATA (push, 0);
818

819
   ret = nouveau_bo_new(dev, NOUVEAU_BO_VRAM, 1 << 17, 1 << 20, NULL,
820
                        &screen->poly_cache);
821 822 823
   if (ret)
      goto fail;

824
   BEGIN_NVC0(push, NVC0_3D(VERTEX_QUARANTINE_ADDRESS_HIGH), 3);
825 826
   PUSH_DATAh(push, screen->poly_cache->offset);
   PUSH_DATA (push, screen->poly_cache->offset);
827
   PUSH_DATA (push, 3);
828

829 830
   ret = nouveau_bo_new(dev, NOUVEAU_BO_VRAM, 1 << 17, 1 << 17, NULL,
                        &screen->txc);
831 832 833
   if (ret)
      goto fail;

834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854
   BEGIN_NVC0(push, NVC0_3D(TIC_ADDRESS_HIGH), 3);
   PUSH_DATAh(push, screen->txc->offset);
   PUSH_DATA (push, screen->txc->offset);
   PUSH_DATA (push, NVC0_TIC_MAX_ENTRIES - 1);

   BEGIN_NVC0(push, NVC0_3D(TSC_ADDRESS_HIGH), 3);
   PUSH_DATAh(push, screen->txc->offset + 65536);
   PUSH_DATA (push, screen->txc->offset + 65536);
   PUSH_DATA (push, NVC0_TSC_MAX_ENTRIES - 1);

   BEGIN_NVC0(push, NVC0_3D(SCREEN_Y_CONTROL), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(WINDOW_OFFSET_X), 2);
   PUSH_DATA (push, 0);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(ZCULL_REGION), 1); /* deactivate ZCULL */
   PUSH_DATA (push, 0x3f);

   BEGIN_NVC0(push, NVC0_3D(CLIP_RECTS_MODE), 1);
   PUSH_DATA (push, NVC0_3D_CLIP_RECTS_MODE_INSIDE_ANY);
   BEGIN_NVC0(push, NVC0_3D(CLIP_RECT_HORIZ(0)), 8 * 2);
855
   for (i = 0; i < 8 * 2; ++i)
856 857 858 859 860
      PUSH_DATA(push, 0);
   BEGIN_NVC0(push, NVC0_3D(CLIP_RECTS_EN), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(CLIPID_ENABLE), 1);
   PUSH_DATA (push, 0);
861

862
   /* neither scissors, viewport nor stencil mask should affect clears */
863 864
   BEGIN_NVC0(push, NVC0_3D(CLEAR_FLAGS), 1);
   PUSH_DATA (push, 0);
865

866 867 868 869 870 871 872
   BEGIN_NVC0(push, NVC0_3D(VIEWPORT_TRANSFORM_EN), 1);
   PUSH_DATA (push, 1);
   BEGIN_NVC0(push, NVC0_3D(DEPTH_RANGE_NEAR(0)), 2);
   PUSH_DATAf(push, 0.0f);
   PUSH_DATAf(push, 1.0f);
   BEGIN_NVC0(push, NVC0_3D(VIEW_VOLUME_CLIP_CTRL), 1);
   PUSH_DATA (push, NVC0_3D_VIEW_VOLUME_CLIP_CTRL_UNK1_UNK1);
873 874 875 876

   /* We use scissors instead of exact view volume clipping,
    * so they're always enabled.
    */
877 878 879 880
   BEGIN_NVC0(push, NVC0_3D(SCISSOR_ENABLE(0)), 3);
   PUSH_DATA (push, 1);
   PUSH_DATA (push, 8192 << 16);
   PUSH_DATA (push, 8192 << 16);
881 882 883 884

#define MK_MACRO(m, n) i = nvc0_graph_set_macro(screen, m, i, sizeof(n), n);

   i = 0;
885
   MK_MACRO(NVC0_3D_MACRO_VERTEX_ARRAY_PER_INSTANCE, nvc0_9097_per_instance_bf);
886 887 888 889 890 891
   MK_MACRO(NVC0_3D_MACRO_BLEND_ENABLES, nvc0_9097_blend_enables);
   MK_MACRO(NVC0_3D_MACRO_VERTEX_ARRAY_SELECT, nvc0_9097_vertex_array_select);
   MK_MACRO(NVC0_3D_MACRO_TEP_SELECT, nvc0_9097_tep_select);
   MK_MACRO(NVC0_3D_MACRO_GP_SELECT, nvc0_9097_gp_select);
   MK_MACRO(NVC0_3D_MACRO_POLYGON_MODE_FRONT, nvc0_9097_poly_mode_front);
   MK_MACRO(NVC0_3D_MACRO_POLYGON_MODE_BACK, nvc0_9097_poly_mode_back);
892

893 894 895 896
   BEGIN_NVC0(push, NVC0_3D(RASTERIZE_ENABLE), 1);
   PUSH_DATA (push, 1);
   BEGIN_NVC0(push, NVC0_3D(RT_SEPARATE_FRAG_DATA), 1);
   PUSH_DATA (push, 1);
897
   BEGIN_NVC0(push, NVC0_3D(MACRO_GP_SELECT), 1);
898 899 900
   PUSH_DATA (push, 0x40);
   BEGIN_NVC0(push, NVC0_3D(LAYER), 1);
   PUSH_DATA (push, 0);
901
   BEGIN_NVC0(push, NVC0_3D(MACRO_TEP_SELECT), 1);
902 903 904 905 906 907 908 909 910 911 912 913 914 915 916
   PUSH_DATA (push, 0x30);
   BEGIN_NVC0(push, NVC0_3D(PATCH_VERTICES), 1);
   PUSH_DATA (push, 3);
   BEGIN_NVC0(push, NVC0_3D(SP_SELECT(2)), 1);
   PUSH_DATA (push, 0x20);
   BEGIN_NVC0(push, NVC0_3D(SP_SELECT(0)), 1);
   PUSH_DATA (push, 0x00);

   BEGIN_NVC0(push, NVC0_3D(POINT_COORD_REPLACE), 1);
   PUSH_DATA (push, 0);
   BEGIN_NVC0(push, NVC0_3D(POINT_RASTER_RULES), 1);
   PUSH_DATA (push, NVC0_3D_POINT_RASTER_RULES_OGL);

   IMMED_NVC0(push, NVC0_3D(EDGEFLAG), 1);

917 918 919
   if (nvc0_screen_init_compute(screen))
      goto fail;

920
   PUSH_KICK (push);
921 922 923 924

   screen->tic.entries = CALLOC(4096, sizeof(void *));
   screen->tsc.entries = screen->tic.entries + 2048;

925 926 927
   mm_config.nvc0.tile_mode = 0;
   mm_config.nvc0.memtype = 0xfe0;
   screen->mm_VRAM_fe0 = nouveau_mm_create(dev, NOUVEAU_BO_VRAM, &mm_config);
928

Christoph Bumiller's avatar
Christoph Bumiller committed
929
   if (!nvc0_blitter_create(screen))
930 931
      goto fail;

932
   nouveau_fence_new(&screen->base, &screen->base.fence.current, FALSE);
933

934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951
   return pscreen;

fail:
   nvc0_screen_destroy(pscreen);
   return NULL;
}

int
nvc0_screen_tic_alloc(struct nvc0_screen *screen, void *entry)
{
   int i = screen->tic.next;

   while (screen->tic.lock[i / 32] & (1 << (i % 32)))
      i = (i + 1) & (NVC0_TIC_MAX_ENTRIES - 1);

   screen->tic.next = (i + 1) & (NVC0_TIC_MAX_ENTRIES - 1);

   if (screen->tic.entries[i])
952
      nv50_tic_entry(screen->tic.entries[i])->id = -1;
953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968

   screen->tic.entries[i] = entry;
   return i;
}

int
nvc0_screen_tsc_alloc(struct nvc0_screen *screen, void *entry)
{
   int i = screen->tsc.next;

   while (screen->tsc.lock[i / 32] & (1 << (i % 32)))
      i = (i + 1) & (NVC0_TSC_MAX_ENTRIES - 1);

   screen->tsc.next = (i + 1) & (NVC0_TSC_MAX_ENTRIES - 1);

   if (screen->tsc.entries[i])
969
      nv50_tsc_entry(screen->tsc.entries[i])->id = -1;
970 971 972 973

   screen->tsc.entries[i] = entry;
   return i;
}