Commit f70c5d31 authored by Samuel Pitoiset's avatar Samuel Pitoiset

radv: set PA.SC_CONSERVATIVE_RASTERIZATION.NULL_SQUAD_AA_MASK_ENABLE

Signed-off-by: Samuel Pitoiset's avatarSamuel Pitoiset <samuel.pitoiset@gmail.com>
Reviewed-by: Bas Nieuwenhuizen's avatarBas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
parent b5f213bb
...@@ -2701,7 +2701,7 @@ radv_pipeline_generate_raster_state(struct radeon_cmdbuf *cs, ...@@ -2701,7 +2701,7 @@ radv_pipeline_generate_raster_state(struct radeon_cmdbuf *cs,
const VkPipelineRasterizationStateCreateInfo *vkraster = pCreateInfo->pRasterizationState; const VkPipelineRasterizationStateCreateInfo *vkraster = pCreateInfo->pRasterizationState;
const VkConservativeRasterizationModeEXT mode = const VkConservativeRasterizationModeEXT mode =
radv_get_conservative_raster_mode(vkraster); radv_get_conservative_raster_mode(vkraster);
uint32_t pa_sc_conservative_rast = 0; uint32_t pa_sc_conservative_rast = S_028C4C_NULL_SQUAD_AA_MASK_ENABLE(1);
radeon_set_context_reg(cs, R_028810_PA_CL_CLIP_CNTL, radeon_set_context_reg(cs, R_028810_PA_CL_CLIP_CNTL,
S_028810_DX_CLIP_SPACE_DEF(1) | // vulkan uses DX conventions. S_028810_DX_CLIP_SPACE_DEF(1) | // vulkan uses DX conventions.
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment