Commit 904dcf03 authored by Shaokun Zhang's avatar Shaokun Zhang Committed by Will Deacon

perf: hisi: Add support for HiSilicon SoC DDRC PMU driver

This patch adds support for DDRC PMU driver in HiSilicon SoC chip, Each
DDRC has own control, counter and interrupt registers and is an separate
PMU. For each DDRC PMU, it has 8-fixed-purpose counters which have been
mapped to 8-events by hardware, it assumes that counter index is equal
to event code (0 - 7) in DDRC PMU driver. Interrupt is supported to
handle counter (32-bits) overflow.
Acked-by: default avatarMark Rutland <>
Reviewed-by: default avatarJonathan Cameron <>
Signed-off-by: default avatarShaokun Zhang <>
Signed-off-by: default avatarAnurup M <>
Signed-off-by: default avatarWill Deacon <>
parent 2bab3cf9
obj-$(CONFIG_HISI_PMU) += hisi_uncore_pmu.o hisi_uncore_l3c_pmu.o hisi_uncore_hha_pmu.o
obj-$(CONFIG_HISI_PMU) += hisi_uncore_pmu.o hisi_uncore_l3c_pmu.o hisi_uncore_hha_pmu.o hisi_uncore_ddrc_pmu.o
This diff is collapsed.
......@@ -153,6 +153,7 @@ enum cpuhp_state {
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment