dev.c 9.31 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
/*
 * Tegra host1x driver
 *
 * Copyright (c) 2010-2013, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/clk.h>
20
#include <linux/dma-mapping.h>
21 22 23 24 25 26
#include <linux/io.h>
#include <linux/list.h>
#include <linux/module.h>
#include <linux/of_device.h>
#include <linux/of.h>
#include <linux/slab.h>
27 28 29

#define CREATE_TRACE_POINTS
#include <trace/events/host1x.h>
30
#undef CREATE_TRACE_POINTS
31

32 33 34 35
#if IS_ENABLED(CONFIG_ARM_DMA_USE_IOMMU)
#include <asm/dma-iommu.h>
#endif

36
#include "bus.h"
37
#include "channel.h"
38
#include "debug.h"
39 40 41
#include "dev.h"
#include "intr.h"

42
#include "hw/host1x01.h"
43
#include "hw/host1x02.h"
44
#include "hw/host1x04.h"
45
#include "hw/host1x05.h"
46 47 48 49 50 51 52 53 54 55 56
#include "hw/host1x06.h"

void host1x_hypervisor_writel(struct host1x *host1x, u32 v, u32 r)
{
	writel(v, host1x->hv_regs + r);
}

u32 host1x_hypervisor_readl(struct host1x *host1x, u32 r)
{
	return readl(host1x->hv_regs + r);
}
57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

void host1x_sync_writel(struct host1x *host1x, u32 v, u32 r)
{
	void __iomem *sync_regs = host1x->regs + host1x->info->sync_offset;

	writel(v, sync_regs + r);
}

u32 host1x_sync_readl(struct host1x *host1x, u32 r)
{
	void __iomem *sync_regs = host1x->regs + host1x->info->sync_offset;

	return readl(sync_regs + r);
}

72 73 74 75 76 77 78 79 80 81
void host1x_ch_writel(struct host1x_channel *ch, u32 v, u32 r)
{
	writel(v, ch->regs + r);
}

u32 host1x_ch_readl(struct host1x_channel *ch, u32 r)
{
	return readl(ch->regs + r);
}

82
static const struct host1x_info host1x01_info = {
83 84 85 86 87 88 89
	.nb_channels = 8,
	.nb_pts = 32,
	.nb_mlocks = 16,
	.nb_bases = 8,
	.init = host1x01_init,
	.sync_offset = 0x3000,
	.dma_mask = DMA_BIT_MASK(32),
90 91
};

92 93 94 95 96 97 98
static const struct host1x_info host1x02_info = {
	.nb_channels = 9,
	.nb_pts = 32,
	.nb_mlocks = 16,
	.nb_bases = 12,
	.init = host1x02_init,
	.sync_offset = 0x3000,
99
	.dma_mask = DMA_BIT_MASK(32),
100 101
};

102 103 104 105 106 107 108
static const struct host1x_info host1x04_info = {
	.nb_channels = 12,
	.nb_pts = 192,
	.nb_mlocks = 16,
	.nb_bases = 64,
	.init = host1x04_init,
	.sync_offset = 0x2100,
109
	.dma_mask = DMA_BIT_MASK(34),
110 111
};

112 113 114 115 116 117 118
static const struct host1x_info host1x05_info = {
	.nb_channels = 14,
	.nb_pts = 192,
	.nb_mlocks = 16,
	.nb_bases = 64,
	.init = host1x05_init,
	.sync_offset = 0x2100,
119
	.dma_mask = DMA_BIT_MASK(34),
120 121
};

122 123 124 125 126 127 128 129 130 131 132
static const struct host1x_info host1x06_info = {
	.nb_channels = 63,
	.nb_pts = 576,
	.nb_mlocks = 24,
	.nb_bases = 16,
	.init = host1x06_init,
	.sync_offset = 0x0,
	.dma_mask = DMA_BIT_MASK(34),
	.has_hypervisor = true,
};

133
static const struct of_device_id host1x_of_match[] = {
134
	{ .compatible = "nvidia,tegra186-host1x", .data = &host1x06_info, },
135
	{ .compatible = "nvidia,tegra210-host1x", .data = &host1x05_info, },
136
	{ .compatible = "nvidia,tegra124-host1x", .data = &host1x04_info, },
137
	{ .compatible = "nvidia,tegra114-host1x", .data = &host1x02_info, },
138 139 140 141 142 143 144 145 146
	{ .compatible = "nvidia,tegra30-host1x", .data = &host1x01_info, },
	{ .compatible = "nvidia,tegra20-host1x", .data = &host1x01_info, },
	{ },
};
MODULE_DEVICE_TABLE(of, host1x_of_match);

static int host1x_probe(struct platform_device *pdev)
{
	struct host1x *host;
147
	struct resource *regs, *hv_regs = NULL;
148 149 150
	int syncpt_irq;
	int err;

151 152 153
	host = devm_kzalloc(&pdev->dev, sizeof(*host), GFP_KERNEL);
	if (!host)
		return -ENOMEM;
154

155
	host->info = of_device_get_match_data(&pdev->dev);
156

157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
	if (host->info->has_hypervisor) {
		regs = platform_get_resource_byname(pdev, IORESOURCE_MEM, "vm");
		if (!regs) {
			dev_err(&pdev->dev, "failed to get vm registers\n");
			return -ENXIO;
		}

		hv_regs = platform_get_resource_byname(pdev, IORESOURCE_MEM,
						       "hypervisor");
		if (!hv_regs) {
			dev_err(&pdev->dev,
				"failed to get hypervisor registers\n");
			return -ENXIO;
		}
	} else {
		regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
		if (!regs) {
			dev_err(&pdev->dev, "failed to get registers\n");
			return -ENXIO;
		}
177 178 179 180
	}

	syncpt_irq = platform_get_irq(pdev, 0);
	if (syncpt_irq < 0) {
181 182
		dev_err(&pdev->dev, "failed to get IRQ: %d\n", syncpt_irq);
		return syncpt_irq;
183 184
	}

185 186 187
	mutex_init(&host->devices_lock);
	INIT_LIST_HEAD(&host->devices);
	INIT_LIST_HEAD(&host->list);
188 189 190 191 192 193 194 195 196
	host->dev = &pdev->dev;

	/* set common host1x device data */
	platform_set_drvdata(pdev, host);

	host->regs = devm_ioremap_resource(&pdev->dev, regs);
	if (IS_ERR(host->regs))
		return PTR_ERR(host->regs);

197 198 199 200 201 202
	if (host->info->has_hypervisor) {
		host->hv_regs = devm_ioremap_resource(&pdev->dev, hv_regs);
		if (IS_ERR(host->hv_regs))
			return PTR_ERR(host->hv_regs);
	}

203 204
	dma_set_mask_and_coherent(host->dev, host->info->dma_mask);

205 206 207 208 209 210 211 212 213 214 215 216 217
	if (host->info->init) {
		err = host->info->init(host);
		if (err)
			return err;
	}

	host->clk = devm_clk_get(&pdev->dev, NULL);
	if (IS_ERR(host->clk)) {
		dev_err(&pdev->dev, "failed to get clock\n");
		err = PTR_ERR(host->clk);
		return err;
	}

218 219
	host->rst = devm_reset_control_get(&pdev->dev, "host1x");
	if (IS_ERR(host->rst)) {
220
		err = PTR_ERR(host->rst);
221 222 223
		dev_err(&pdev->dev, "failed to get reset: %d\n", err);
		return err;
	}
224 225 226 227 228 229 230 231
#if IS_ENABLED(CONFIG_ARM_DMA_USE_IOMMU)
	if (host->dev->archdata.mapping) {
		struct dma_iommu_mapping *mapping =
				to_dma_iommu_mapping(host->dev);
		arm_iommu_detach_device(host->dev);
		arm_iommu_release_mapping(mapping);
	}
#endif
232 233 234
	if (IS_ENABLED(CONFIG_TEGRA_HOST1X_FIREWALL))
		goto skip_iommu;

235 236
	host->group = iommu_group_get(&pdev->dev);
	if (host->group) {
237 238 239
		struct iommu_domain_geometry *geometry;
		unsigned long order;

240 241 242 243
		err = iova_cache_get();
		if (err < 0)
			goto put_group;

244
		host->domain = iommu_domain_alloc(&platform_bus_type);
245 246
		if (!host->domain) {
			err = -ENOMEM;
247
			goto put_cache;
248
		}
249

250
		err = iommu_attach_group(host->domain, host->group);
251 252 253 254
		if (err) {
			if (err == -ENODEV) {
				iommu_domain_free(host->domain);
				host->domain = NULL;
255
				iova_cache_put();
256 257
				iommu_group_put(host->group);
				host->group = NULL;
258 259 260
				goto skip_iommu;
			}

261
			goto fail_free_domain;
262
		}
263 264 265 266 267

		geometry = &host->domain->geometry;

		order = __ffs(host->domain->pgsize_bitmap);
		init_iova_domain(&host->iova, 1UL << order,
268
				 geometry->aperture_start >> order);
269 270 271
		host->iova_end = geometry->aperture_end;
	}

272
skip_iommu:
273 274
	err = host1x_channel_list_init(&host->channel_list,
				       host->info->nb_channels);
275 276
	if (err) {
		dev_err(&pdev->dev, "failed to initialize channel list\n");
277
		goto fail_detach_device;
278 279
	}

280 281 282
	err = clk_prepare_enable(host->clk);
	if (err < 0) {
		dev_err(&pdev->dev, "failed to enable clock\n");
283
		goto fail_free_channels;
284 285
	}

286 287 288 289 290 291
	err = reset_control_deassert(host->rst);
	if (err < 0) {
		dev_err(&pdev->dev, "failed to deassert reset: %d\n", err);
		goto fail_unprepare_disable;
	}

292 293 294
	err = host1x_syncpt_init(host);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize syncpts\n");
295
		goto fail_reset_assert;
296 297
	}

298 299 300 301 302 303
	err = host1x_intr_init(host, syncpt_irq);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize interrupts\n");
		goto fail_deinit_syncpt;
	}

304 305
	host1x_debug_init(host);

306 307 308
	err = host1x_register(host);
	if (err < 0)
		goto fail_deinit_intr;
309

310
	return 0;
311

312 313
fail_deinit_intr:
	host1x_intr_deinit(host);
314 315
fail_deinit_syncpt:
	host1x_syncpt_deinit(host);
316 317
fail_reset_assert:
	reset_control_assert(host->rst);
318 319
fail_unprepare_disable:
	clk_disable_unprepare(host->clk);
320 321
fail_free_channels:
	host1x_channel_list_free(&host->channel_list);
322
fail_detach_device:
323
	if (host->group && host->domain) {
324
		put_iova_domain(&host->iova);
325
		iommu_detach_group(host->domain, host->group);
326 327 328 329
	}
fail_free_domain:
	if (host->domain)
		iommu_domain_free(host->domain);
330 331 332
put_cache:
	if (host->group)
		iova_cache_put();
333 334
put_group:
	iommu_group_put(host->group);
335

336
	return err;
337 338
}

339
static int host1x_remove(struct platform_device *pdev)
340 341 342
{
	struct host1x *host = platform_get_drvdata(pdev);

343
	host1x_unregister(host);
344
	host1x_intr_deinit(host);
345
	host1x_syncpt_deinit(host);
346
	reset_control_assert(host->rst);
347 348
	clk_disable_unprepare(host->clk);

349 350
	if (host->domain) {
		put_iova_domain(&host->iova);
351
		iommu_detach_group(host->domain, host->group);
352
		iommu_domain_free(host->domain);
353
		iova_cache_put();
354
		iommu_group_put(host->group);
355 356
	}

357 358 359
	return 0;
}

360
static struct platform_driver tegra_host1x_driver = {
361 362 363 364
	.driver = {
		.name = "tegra-host1x",
		.of_match_table = host1x_of_match,
	},
365 366
	.probe = host1x_probe,
	.remove = host1x_remove,
367 368
};

369 370 371 372 373
static struct platform_driver * const drivers[] = {
	&tegra_host1x_driver,
	&tegra_mipi_driver,
};

374 375 376 377
static int __init tegra_host1x_init(void)
{
	int err;

378
	err = bus_register(&host1x_bus_type);
379 380 381
	if (err < 0)
		return err;

382
	err = platform_register_drivers(drivers, ARRAY_SIZE(drivers));
383
	if (err < 0)
384
		bus_unregister(&host1x_bus_type);
385

386
	return err;
387 388 389 390 391
}
module_init(tegra_host1x_init);

static void __exit tegra_host1x_exit(void)
{
392
	platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
393
	bus_unregister(&host1x_bus_type);
394 395
}
module_exit(tegra_host1x_exit);
396

397
MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
398 399 400
MODULE_AUTHOR("Terje Bergstrom <tbergstrom@nvidia.com>");
MODULE_DESCRIPTION("Host1x driver for Tegra products");
MODULE_LICENSE("GPL");