dev.c 6.02 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
/*
 * Tegra host1x driver
 *
 * Copyright (c) 2010-2013, NVIDIA Corporation.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */

#include <linux/module.h>
#include <linux/list.h>
#include <linux/slab.h>
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/clk.h>
#include <linux/io.h>
26
#include <linux/dma-mapping.h>
27 28 29 30

#define CREATE_TRACE_POINTS
#include <trace/events/host1x.h>

31
#include "bus.h"
32
#include "dev.h"
33
#include "intr.h"
34
#include "channel.h"
35
#include "debug.h"
36
#include "hw/host1x01.h"
37
#include "hw/host1x02.h"
38
#include "hw/host1x04.h"
39
#include "hw/host1x05.h"
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

void host1x_sync_writel(struct host1x *host1x, u32 v, u32 r)
{
	void __iomem *sync_regs = host1x->regs + host1x->info->sync_offset;

	writel(v, sync_regs + r);
}

u32 host1x_sync_readl(struct host1x *host1x, u32 r)
{
	void __iomem *sync_regs = host1x->regs + host1x->info->sync_offset;

	return readl(sync_regs + r);
}

55 56 57 58 59 60 61 62 63 64
void host1x_ch_writel(struct host1x_channel *ch, u32 v, u32 r)
{
	writel(v, ch->regs + r);
}

u32 host1x_ch_readl(struct host1x_channel *ch, u32 r)
{
	return readl(ch->regs + r);
}

65 66 67 68 69 70 71
static const struct host1x_info host1x01_info = {
	.nb_channels	= 8,
	.nb_pts		= 32,
	.nb_mlocks	= 16,
	.nb_bases	= 8,
	.init		= host1x01_init,
	.sync_offset	= 0x3000,
72
	.dma_mask	= DMA_BIT_MASK(32),
73 74
};

75 76 77 78 79 80 81
static const struct host1x_info host1x02_info = {
	.nb_channels = 9,
	.nb_pts = 32,
	.nb_mlocks = 16,
	.nb_bases = 12,
	.init = host1x02_init,
	.sync_offset = 0x3000,
82
	.dma_mask = DMA_BIT_MASK(32),
83 84
};

85 86 87 88 89 90 91
static const struct host1x_info host1x04_info = {
	.nb_channels = 12,
	.nb_pts = 192,
	.nb_mlocks = 16,
	.nb_bases = 64,
	.init = host1x04_init,
	.sync_offset = 0x2100,
92
	.dma_mask = DMA_BIT_MASK(34),
93 94
};

95 96 97 98 99 100 101
static const struct host1x_info host1x05_info = {
	.nb_channels = 14,
	.nb_pts = 192,
	.nb_mlocks = 16,
	.nb_bases = 64,
	.init = host1x05_init,
	.sync_offset = 0x2100,
102
	.dma_mask = DMA_BIT_MASK(34),
103 104
};

105
static const struct of_device_id host1x_of_match[] = {
106
	{ .compatible = "nvidia,tegra210-host1x", .data = &host1x05_info, },
107
	{ .compatible = "nvidia,tegra124-host1x", .data = &host1x04_info, },
108
	{ .compatible = "nvidia,tegra114-host1x", .data = &host1x02_info, },
109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142
	{ .compatible = "nvidia,tegra30-host1x", .data = &host1x01_info, },
	{ .compatible = "nvidia,tegra20-host1x", .data = &host1x01_info, },
	{ },
};
MODULE_DEVICE_TABLE(of, host1x_of_match);

static int host1x_probe(struct platform_device *pdev)
{
	const struct of_device_id *id;
	struct host1x *host;
	struct resource *regs;
	int syncpt_irq;
	int err;

	id = of_match_device(host1x_of_match, &pdev->dev);
	if (!id)
		return -EINVAL;

	regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	if (!regs) {
		dev_err(&pdev->dev, "failed to get registers\n");
		return -ENXIO;
	}

	syncpt_irq = platform_get_irq(pdev, 0);
	if (syncpt_irq < 0) {
		dev_err(&pdev->dev, "failed to get IRQ\n");
		return -ENXIO;
	}

	host = devm_kzalloc(&pdev->dev, sizeof(*host), GFP_KERNEL);
	if (!host)
		return -ENOMEM;

143 144 145
	mutex_init(&host->devices_lock);
	INIT_LIST_HEAD(&host->devices);
	INIT_LIST_HEAD(&host->list);
146 147 148 149 150 151 152 153 154 155
	host->dev = &pdev->dev;
	host->info = id->data;

	/* set common host1x device data */
	platform_set_drvdata(pdev, host);

	host->regs = devm_ioremap_resource(&pdev->dev, regs);
	if (IS_ERR(host->regs))
		return PTR_ERR(host->regs);

156 157
	dma_set_mask_and_coherent(host->dev, host->info->dma_mask);

158 159 160 161 162 163 164 165 166 167 168 169 170
	if (host->info->init) {
		err = host->info->init(host);
		if (err)
			return err;
	}

	host->clk = devm_clk_get(&pdev->dev, NULL);
	if (IS_ERR(host->clk)) {
		dev_err(&pdev->dev, "failed to get clock\n");
		err = PTR_ERR(host->clk);
		return err;
	}

171 172 173 174 175 176
	err = host1x_channel_list_init(host);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize channel list\n");
		return err;
	}

177 178 179 180 181 182 183 184 185
	err = clk_prepare_enable(host->clk);
	if (err < 0) {
		dev_err(&pdev->dev, "failed to enable clock\n");
		return err;
	}

	err = host1x_syncpt_init(host);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize syncpts\n");
186
		goto fail_unprepare_disable;
187 188
	}

189 190 191 192 193 194
	err = host1x_intr_init(host, syncpt_irq);
	if (err) {
		dev_err(&pdev->dev, "failed to initialize interrupts\n");
		goto fail_deinit_syncpt;
	}

195 196
	host1x_debug_init(host);

197 198 199
	err = host1x_register(host);
	if (err < 0)
		goto fail_deinit_intr;
200

201
	return 0;
202

203 204
fail_deinit_intr:
	host1x_intr_deinit(host);
205 206
fail_deinit_syncpt:
	host1x_syncpt_deinit(host);
207 208
fail_unprepare_disable:
	clk_disable_unprepare(host->clk);
209
	return err;
210 211
}

212
static int host1x_remove(struct platform_device *pdev)
213 214 215
{
	struct host1x *host = platform_get_drvdata(pdev);

216
	host1x_unregister(host);
217
	host1x_intr_deinit(host);
218 219 220 221 222 223
	host1x_syncpt_deinit(host);
	clk_disable_unprepare(host->clk);

	return 0;
}

224
static struct platform_driver tegra_host1x_driver = {
225 226 227 228
	.driver = {
		.name = "tegra-host1x",
		.of_match_table = host1x_of_match,
	},
229 230
	.probe = host1x_probe,
	.remove = host1x_remove,
231 232
};

233 234 235 236 237
static struct platform_driver * const drivers[] = {
	&tegra_host1x_driver,
	&tegra_mipi_driver,
};

238 239 240 241
static int __init tegra_host1x_init(void)
{
	int err;

242
	err = bus_register(&host1x_bus_type);
243 244 245
	if (err < 0)
		return err;

246
	err = platform_register_drivers(drivers, ARRAY_SIZE(drivers));
247
	if (err < 0)
248
		bus_unregister(&host1x_bus_type);
249

250
	return err;
251 252 253 254 255
}
module_init(tegra_host1x_init);

static void __exit tegra_host1x_exit(void)
{
256
	platform_unregister_drivers(drivers, ARRAY_SIZE(drivers));
257
	bus_unregister(&host1x_bus_type);
258 259
}
module_exit(tegra_host1x_exit);
260

261
MODULE_AUTHOR("Thierry Reding <thierry.reding@avionic-design.de>");
262 263 264
MODULE_AUTHOR("Terje Bergstrom <tbergstrom@nvidia.com>");
MODULE_DESCRIPTION("Host1x driver for Tegra products");
MODULE_LICENSE("GPL");