Commit 1f04d4bf authored by Rob Clark's avatar Rob Clark

freedreno/ir3: fix # of registers

The instruction encoding allows for more registers, but at least on
a3xx/a4xx they don't actually exist.
Signed-off-by: default avatarRob Clark <robclark@freedesktop.org>
parent 173871df
......@@ -98,7 +98,7 @@ static const unsigned half_class_sizes[] = {
#define total_class_count (class_count + half_class_count)
/* Below a0.x are normal regs. RA doesn't need to assign a0.x/p0.x. */
#define NUM_REGS (4 * (REG_A0 - 1))
#define NUM_REGS (4 * 48)
/* Number of virtual regs in a given class: */
#define CLASS_REGS(i) (NUM_REGS - (class_sizes[i] - 1))
#define HALF_CLASS_REGS(i) (NUM_REGS - (half_class_sizes[i] - 1))
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment