Skip to content
GitLab
Explore
Sign in
Register
Mesa
Merge requests
Open
1,318
Merged
26,174
Closed
3,202
All
30,694
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Label priority
asahi: Compiler changes for mipmapping and array textures
mesa!14899
· created
Feb 06, 2022
by
Alyssa Rosenzweig
asahi
Merged
0
updated
Feb 06, 2022
asahi: Identify IOGPU_ATTACHMENT::size
mesa!14898
· created
Feb 06, 2022
by
Alyssa Rosenzweig
asahi
Merged
0
updated
Feb 06, 2022
radv: Optimize rt-pipeline traversal loop
mesa!14897
· created
Feb 06, 2022
by
Konstantin Seurer
RADV
Closed
13
updated
May 07, 2022
draw, i915g: Fix uninitialized value usages from pipe_shader_state lookups
mesa!14896
· created
Feb 06, 2022
by
Emma Anholt
gallium
i915g
Merged
2
updated
Feb 24, 2022
nir/fold_16bit_sampler_conversions: Fix type mismatches.
mesa!14895
· created
Feb 05, 2022
by
Georg Lehmann
NIR
Merged
14
updated
Apr 01, 2022
lima: fix clang and address sanitizer reports
mesa!14894
· created
Feb 05, 2022
by
Erico Nunes
lima
Merged
1
7
updated
Apr 17, 2023
nir/lower_mediump: Treat u2u16 like i2i16.
mesa!14893
· created
Feb 05, 2022
by
Georg Lehmann
NIR
Merged
8
updated
Feb 10, 2022
anv: Increase maxUniformBufferRange to 2^30 when not using the sampler
mesa!14892
· created
Feb 05, 2022
by
Kenneth Graunke
ANV
Merged
1
updated
Feb 05, 2022
anv: fix conditional render for vkCmdDrawIndirectByteCountEXT
mesa!14891
· created
Feb 05, 2022
by
Lionel Landwerlin
ANV
Merged
2
updated
Mar 10, 2022
nouveau: Align tlsBase to 128-bits in RegAlloc
mesa!14890
· created
Feb 05, 2022
by
M Henning
nouveau
Closed
1
updated
Mar 20, 2022
crocus: enable GL46 tests for HSW in ci
mesa!14889
· created
Feb 05, 2022
by
Zoltán Böszörményi
Merged
3
updated
Feb 06, 2022
pan/mdg: Maintainence
mesa!14888
· created
Feb 04, 2022
by
Alyssa Rosenzweig
midgard
Merged
0
updated
Feb 18, 2022
pan/mdg: Changes to prep for fp16 const buffers
mesa!14887
· created
Feb 04, 2022
by
Alyssa Rosenzweig
midgard
Closed
1
updated
Feb 18, 2022
r300: Request that nir-to-tgsi avoid generating TGSI_OPCODE_CMP.
mesa!14886
· created
Feb 04, 2022
by
Emma Anholt
NIR
TGSI
r300
Merged
5
updated
Feb 09, 2022
pan/midg: Boris's bug fixes
mesa!14885
· created
Feb 04, 2022
by
Alyssa Rosenzweig
midgard
Merged
0
updated
Feb 05, 2022
intel/dev: Add more DG2 pci-ids (still disabled, waiting on i915)
mesa!14884
· created
Feb 04, 2022
by
Jordan Justen
intel
Closed
1
updated
Apr 09, 2022
tgsi_to_nir: Emit load_ubo_vec4 instead of load_ubo on non-integer HW.
mesa!14883
· created
Feb 04, 2022
by
Emma Anholt
NIR
TGSI
nine
r300
Merged
1
34
updated
Apr 21, 2022
radv: fix R_02881C_PA_CL_VS_OUT_CNTL with mixed cull/clip distances
mesa!14882
· created
Feb 04, 2022
by
Rhys Perry
RADV
Merged
2
updated
Feb 09, 2022
d3d12: GL4.2
mesa!14881
· created
Feb 04, 2022
by
Jesse Natalie
d3d12
Merged
2
updated
Apr 14, 2022
nir_to_tgsi: Add support for the fcsel opcodes with included compares.
mesa!14880
· created
Feb 04, 2022
by
Emma Anholt
TGSI
i915g
r300
Closed
7
updated
Jan 13, 2023
Prev
1
…
717
718
719
720
721
722
723
724
725
…
1535
Next