Skip to content
GitLab
Explore
Sign in
Register
Mesa
Merge requests
Open
1,333
Merged
26,572
Closed
3,238
All
31,143
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Milestone due date
compiler/types: Fix deserializing structs with >= 15 members
mesa!6605
· created
Sep 04, 2020
by
Faith Ekstrand
master
GLSL
NIR
Merged
1
updated
Sep 04, 2020
nir/algebraic: fold some nested comparisons with ball and bany
mesa!6604
· created
Sep 04, 2020
by
Italo Nicola
master
NIR
Merged
4
updated
Sep 14, 2020
freedreno/regs: add 7nm DSI PHY/PLL regs
mesa!6603
· created
Sep 04, 2020
by
Jonathan Marek
master
freedreno
Merged
2
updated
Apr 15, 2021
intel/compiler: reviewed patches from !6264
mesa!6602
· created
Sep 04, 2020
by
Marcin Ślusarz
master
intel-fs
Merged
0
updated
Sep 04, 2020
ci: Remove any existing results directory before running piglit
mesa!6601
· created
Sep 04, 2020
by
Michel Dänzer
master
CI
Merged
1
updated
Sep 07, 2020
mesa: allow GL names reuse
mesa!6600
· created
Sep 04, 2020
by
Pierre-Eric Pelloux-Prayer
master
mesa
radeonsi
Merged
14
updated
Dec 28, 2020
nir: algebraic stuff for 16/64-bit types, and changes for fsign, nir_lower_flrp (reviewed subset)
mesa!6599
· created
Sep 04, 2020
by
Marek Olšák
master
NIR
Merged
4
updated
Feb 03, 2021
gitlab-ci: Enable unit test reports for traces jobs
mesa!6598
· created
Sep 04, 2020
by
Alexandros Frantzis
master
CI
Merged
8
updated
Sep 08, 2020
nir: replace .lower_negate with .lower_ineg and .lower_sub with .has_fsub and .has_isub
mesa!6597
· created
Sep 04, 2020
by
Daniel Schürmann
master
ACO
NIR
RADV
d3d12
etnaviv
freedreno
intel
ir3
lima
llvmpipe
nouveau
panfrost
r600
radeonsi
softpipe
vc4
zink
Merged
23
updated
Jan 11, 2021
nir,radeonsi: move ffma fusing to late optimizations for better codegen
mesa!6596
· created
Sep 04, 2020
by
Marek Olšák
master
NIR
freedreno
radeonsi
Merged
17
updated
Sep 16, 2020
ac/llvm: fix unaligned VS input loads on gfx10.3
mesa!6595
· created
Sep 04, 2020
by
Marek Olšák
master
RADV
radeonsi
Merged
2
updated
Sep 11, 2020
aco: handle unaligned loads on GFX10.3
mesa!6594
· created
Sep 04, 2020
by
Samuel Pitoiset
master
ACO
Merged
7
updated
Sep 11, 2020
freedreno/msm/: check memory allocation in handle_stateobj_relocs
drm!90
· created
Sep 04, 2020
by
Ganjing0224
freedreno
2
updated
Feb 22, 2024
iris: remove additional pipe control done before hiz for older gens
mesa!6593
· created
Sep 04, 2020
by
Tapani Pälli
master
iris
Merged
2
updated
Sep 15, 2020
ci/baremetal,turnip: Update kernel to msm-next-pgtables and fix turnip bugs
mesa!6592
· created
Sep 03, 2020
by
Emma Anholt
master
CI
freedreno
turnip
Merged
17
updated
Apr 15, 2021
Draft: nir: split ffma
1 of 5 checklist items completed
mesa!6591
· created
Sep 03, 2020
by
Karol Herbst
GLSL
NIR
RADV
etnaviv
freedreno
intel
lima
llvmpipe
nouveau
r600
radeonsi
vc4
zink
34
updated
Nov 02, 2023
spirv: fix emitting switch cases that directly jump to the merge block
mesa!6590
· created
Sep 03, 2020
by
Samuel Pitoiset
master
SPIR-V
Merged
20
updated
Sep 28, 2020
freedreno: texture layout test for MSAA
mesa!6589
· created
Sep 03, 2020
by
Emma Anholt
master
freedreno
Merged
6
updated
Apr 15, 2021
nir/constant_folding: Fold load_deref of nir_var_mem_constant
mesa!6588
· created
Sep 03, 2020
by
Faith Ekstrand
master
NIR
Closed
4
updated
Oct 08, 2020
CI: Windows: Use separate config file for Docker
piglit!378
· created
Sep 03, 2020
by
Daniel Stone
master
CI
Merged
18
updated
Nov 26, 2020
Prev
1
…
1193
1194
1195
1196
1197
1198
1199
1200
1201
…
1558
Next