Skip to content
GitLab
Explore
Sign in
Register
Mesa
Merge requests
Open
1,331
Merged
26,607
Closed
3,240
All
31,178
Recent searches
{{formattedKey}}
{{ title }}
{{ help }}
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
{{name}}
@{{username}}
None
Any
Upcoming
Started
{{title}}
None
Any
{{title}}
None
Any
{{title}}
None
Any
{{name}}
Yes
No
Yes
No
{{title}}
{{title}}
{{title}}
Milestone due date
mesa: Implement ANGLE_sync_control_rate
mesa!5139
· created
May 21, 2020
by
kjliew
EGL
Closed
36
updated
Aug 11, 2022
nir: Extending divergence info to registers
mesa!5109
· created
May 19, 2020
by
Kenneth Graunke
master
ACO
NIR
Closed
7
updated
Mar 09, 2021
WIP: radv: Add support for sparse residency
mesa!5076
· created
May 17, 2020
by
Jakub Okoński
master
ACO
RADV
Closed
22
updated
Jan 11, 2021
panfrost: Use table for PIPE formats
mesa!5068
· created
May 16, 2020
by
Alyssa Rosenzweig
master
panfrost
Closed
0
updated
May 16, 2020
panfrost: Use table for PIPE formats
mesa!5067
· created
May 16, 2020
by
Alyssa Rosenzweig
master
panfrost
Closed
0
updated
May 16, 2020
iris: Implement PIPE_CAP_MAP_UNSYNCHRONIZED_THREAD_SAFE.
mesa!5066
· created
May 16, 2020
by
Kenneth Graunke
master
iris
Closed
1
updated
May 18, 2020
fbo: Generate mipmap of size not power of two.
piglit!288
· created
May 15, 2020
by
Sagar Ghuge
master
Closed
2
updated
May 15, 2020
nir: Additional lowering of TessLevelInner/Outer for SPIR-V to NIR compilation
mesa!5058
· created
May 15, 2020
by
Brian Ho
master
NIR
Closed
1
updated
Apr 20, 2021
Add Android makefiles for tegra target
mesa!5035
· created
May 14, 2020
by
Rashed Abdel-Tawab
android
tegra
Closed
6
updated
Nov 21, 2022
freedreno/ir3: Drop wrmask for ir3 local and global store intrinsics
mesa!5031
· created
May 13, 2020
by
Kristian H. Kristensen
master
freedreno
ir3
Closed
3
updated
May 14, 2020
radeonsi: remove the in-memory shader cache
mesa!5017
· created
May 12, 2020
by
Marek Olšák
master
radeonsi
Closed
7
updated
Mar 13, 2021
mesa/st:remap high varyings slots + r600: disable texcoord semantics
mesa!4978
· created
May 10, 2020
by
Gert Wollny
master
gallium
mesa
r600
Closed
20
updated
May 18, 2020
freedreno: Reduce constbuf0 upload overhead (for >120 default uniforms)
mesa!4971
· created
May 08, 2020
by
Emma Anholt
freedreno
performance
Closed
9
updated
Jul 29, 2021
intel/dev: Adjust urb size for TGL with 6 L3 banks
mesa!4958
· created
May 08, 2020
by
Jordan Justen
master
ANV
iris
Closed
1
updated
May 28, 2020
WIP: nv50/ir: improve LoadPropagation with a static constant table
mesa!4945
· created
May 07, 2020
by
Karol Herbst
nouveau
Closed
0
updated
Mar 06, 2024
Gallium VBO size
mesa!4930
· created
May 06, 2020
by
Kristian H. Kristensen
master
freedreno
gallium
Closed
6
updated
May 07, 2020
r600/sb: Fix a compilation warning
mesa!4924
· created
May 06, 2020
by
Gert Wollny
r600
Closed
2
updated
Dec 28, 2021
compiler/nir: Add memory-semantics/access properties to all atomic operations
mesa!4917
· created
May 06, 2020
by
Boris Brezillon
master
NIR
SPIR-V
Closed
95
updated
Mar 15, 2021
Add cinnamon to vmwgfx and adaptive_sync in 00-mesa-defaults.conf
mesa!4915
· created
May 06, 2020
by
Leigh Scott
drirc
Closed
2
3
updated
Nov 09, 2022
docs/features: add zink features
mesa!4914
· created
May 06, 2020
by
Erik Faye-Lund
master
Closed
7
updated
May 08, 2020
Prev
1
…
114
115
116
117
118
119
120
121
122
…
162
Next