r600-nir: Add a scheduling pass that puts registers into the dfferent slots
r600 can schedule most instructions in all slots, but the nir code is not well vectorized and also doesn't support instructions of different types into the same instruction group, and the current r600 asm backend is bad at this.
sb can do this but it is quite buggy and doesn't support the full range of byte codes available on r600.