Skip to content
Snippets Groups Projects
Commit d01ffcd9 authored by Erico Nunes's avatar Erico Nunes
Browse files

lima/ppir: handle write to dead registers in ppir


nir can output writes to dead registers when expanding vec4 operations
to non-ssa registers. In that case, some components of the vec4 may be
assigned but never read. The ppir scheduler reorders instructions and
may place such an instruction writing to a dead register somewhere else
in the program.
In order to prevent regalloc from allocating a live register for this
operation, an interference must be assigned to it during liveness
analysis.

This workaround may be removed in the future if the assignments to dead
components can be removed earlier in ppir or nir.

Signed-off-by: default avatarErico Nunes <nunes.erico@gmail.com>
parent 621de4d8
No related branches found
No related tags found
No related merge requests found
Pipeline #99190 waiting for manual action
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment