Skip to content

igt@kms_pipe_crc_basic@suspend-read-crc@pipe-a-hdmi-a-3 - incomplete - PM: suspend entry (deep)

https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_123180v3/shard-dg2-5/igt@kms_pipe_crc_basic@suspend-read-crc@pipe-a-hdmi-a-3.html

<7> [226.752232] i915 0000:03:00.0: [drm:gen9_dbuf_slices_update [i915]] Updating dbuf slices to 0x1
<7> [226.752607] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling PW_A
<7> [226.752974] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling PW_2
<7> [226.753326] i915 0000:03:00.0: [drm:intel_modeset_verify_crtc [i915]] [CRTC:80:pipe A]
<7> [226.771255] i915 0000:03:00.0: [drm:intel_power_well_disable [i915]] disabling DC_off
<7> [226.771481] i915 0000:03:00.0: [drm:gen9_enable_dc5 [i915]] Enabling DC5
<7> [226.771659] i915 0000:03:00.0: [drm:gen9_set_dc_state.part.0 [i915]] Setting DC state from 00 to 01
<6> [226.808644] PM: suspend entry (deep)
<6> [226.811207] Filesystems sync: 0.002 seconds
Edited by SAI NANDAN
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information