Skip to content

[CI][BAT] igt@kms_chamelium@common-hpd-after-suspend|igt@gem_softpin@noreloc-s3 - dmesg-fail - *ERROR* Restoring old state failed with -22

Submitted by Martin Peres @mupuf

Assigned to Intel GFX Bugs mailing list

Link to original bug (#111154)

Description

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_6425_89/fi-icl-u4/igt@kms_chamelium@common-hpd-after-suspend.html

Starting subtest: common-hpd-after-suspend
(kms_chamelium:2874) CRITICAL: Test assertion failure function try_suspend_resume_hpd, file ../tests/kms_chamelium.c:365:
(kms_chamelium:2874) CRITICAL: Failed assertion: wait_for_hotplug(mon, &timeout)
Subtest common-hpd-after-suspend failed.

<7> [305.950902] [drm:intel_power_well_enable [i915]] enabling power well 4
<7> [305.951607] [drm:intel_atomic_check [i915]] New cdclk calculated to be logical 172800 kHz, actual 172800 kHz
<7> [305.951702] [drm:intel_atomic_check [i915]] New voltage level calculated to be logical 0, actual 0
<7> [305.951995] [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] ddb ( 0 - 719) -> ( 0 - 0), size 719 -> 0
<7> [305.952091] [drm:skl_compute_wm [i915]] [PLANE:80:cursor A] ddb ( 719 - 768) -> ( 0 - 0), size 49 -> 0
<7> [305.952161] [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] level *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7,*twm -> wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm
<7> [305.952215] [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] lines 1, 4, 4, 4, 5, 11, 14, 14, 0 -> 0, 0, 0, 0, 0, 0, 0, 0, 0
<7> [305.952268] [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] blocks 27, 125, 125, 125, 156, 342, 435, 435, 41 -> 0, 0, 0, 0, 0, 0, 0, 0, 0
<7> [305.952320] [drm:skl_compute_wm [i915]] [PLANE:31:plane 1A] min_ddb 31, 139, 139, 139, 173, 378, 480, 480, 0 -> 0, 0, 0, 0, 0, 0, 0, 0, 0
<7> [305.952373] [drm:skl_compute_wm [i915]] [PLANE:84:plane 1B] ddb ( 768 - 998) -> ( 0 - 0), size 230 -> 0
<7> [305.952426] [drm:skl_compute_wm [i915]] [PLANE:133:cursor B] ddb ( 998 - 1024) -> ( 0 - 0), size 26 -> 0
<7> [305.952477] [drm:skl_compute_wm [i915]] [PLANE:84:plane 1B] level *wm0,*wm1,*wm2,*wm3,*wm4,*wm5,*wm6,*wm7,*twm -> wm0, wm1, wm2, wm3, wm4, wm5, wm6, wm7, twm
<7> [305.952529] [drm:skl_compute_wm [i915]] [PLANE:84:plane 1B] lines 1, 2, 2, 2, 3, 5, 7, 7, 0 -> 0, 0, 0, 0, 0, 0, 0, 0, 0
<7> [305.952580] [drm:skl_compute_wm [i915]] [PLANE:84:plane 1B] blocks 8, 23, 23, 23, 34, 56, 78, 78, 22 -> 0, 0, 0, 0, 0, 0, 0, 0, 0
<7> [305.952632] [drm:skl_compute_wm [i915]] [PLANE:84:plane 1B] min_ddb 10, 27, 27, 27, 39, 63, 87, 87, 0 -> 0, 0, 0, 0, 0, 0, 0, 0, 0
<7> [305.952738] [drm:intel_bw_atomic_check [i915]] pipe A data rate 0 num active planes 0
<7> [305.952855] [drm:intel_bw_atomic_check [i915]] pipe B data rate 0 num active planes 0
<7> [305.952996] [drm:intel_dump_pipe_config [i915]] [CRTC:83:pipe A] enable: no [modeset]
<7> [305.953092] [drm:intel_dump_pipe_config [i915]] [PLANE:31:plane 1A] fb: [NOFB], visible: no
<7> [305.953200] [drm:intel_dump_pipe_config [i915]] [PLANE:38:plane 2A] fb: [NOFB], visible: no
<7> [305.953298] [drm:intel_dump_pipe_config [i915]] [PLANE:45:plane 3A] fb: [NOFB], visible: no
<7> [305.953372] [drm:intel_dump_pipe_config [i915]] [PLANE:52:plane 4A] fb: [NOFB], visible: no
<7> [305.953445] [drm:intel_dump_pipe_config [i915]] [PLANE:59:plane 5A] fb: [NOFB], visible: no
<7> [305.953518] [drm:intel_dump_pipe_config [i915]] [PLANE:66:plane 6A] fb: [NOFB], visible: no
<7> [305.953587] [drm:intel_dump_pipe_config [i915]] [PLANE:73:plane 7A] fb: [NOFB], visible: no
<7> [305.953657] [drm:intel_dump_pipe_config [i915]] [PLANE:80:cursor A] fb: [NOFB], visible: no
<7> [305.953726] [drm:intel_dump_pipe_config [i915]] [CRTC:136:pipe B] enable: no [modeset]
<7> [305.953798] [drm:intel_dump_pipe_config [i915]] [PLANE:84:plane 1B] fb: [NOFB], visible: no
<7> [305.953886] [drm:intel_dump_pipe_config [i915]] [PLANE:91:plane 2B] fb: [NOFB], visible: no
<7> [305.953954] [drm:intel_dump_pipe_config [i915]] [PLANE:98:plane 3B] fb: [NOFB], visible: no
<7> [305.954022] [drm:intel_dump_pipe_config [i915]] [PLANE:105:plane 4B] fb: [NOFB], visible: no
<7> [305.954095] [drm:intel_dump_pipe_config [i915]] [PLANE:112:plane 5B] fb: [NOFB], visible: no
<7> [305.954168] [drm:intel_dump_pipe_config [i915]] [PLANE:119:plane 6B] fb: [NOFB], visible: no
<7> [305.954240] [drm:intel_dump_pipe_config [i915]] [PLANE:126:plane 7B] fb: [NOFB], visible: no
<7> [305.954328] [drm:intel_dump_pipe_config [i915]] [PLANE:133:cursor B] fb: [NOFB], visible: no
<7> [305.962937] [drm:intel_psr_disable_locked [i915]] Disabling PSR1
<7> [305.963431] [drm:intel_edp_backlight_off [i915]]
<7> [306.047692] [drm:gen8_de_irq_handler [i915]] hotplug event received, stat 0x00080000, dig 0x0000a888, pins 0x00000200, long 0x00000200
<7> [306.047784] [drm:intel_hpd_irq_handler [i915]] digital hpd port F - long
<7> [306.047867] [drm:intel_hpd_irq_handler [i915]] Received HPD interrupt on PIN 9 - cnt: 10
<7> [306.048110] [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port F - long
<7> [306.048236] [drm:i915_hotplug_work_func [i915]] running encoder hotplug functions
<7> [306.048331] [drm:i915_hotplug_work_func [i915]] Connector DP-4 (pin 9) received hotplug event.
<7> [306.168133] [drm:intel_panel_actually_set_backlight [i915]] set backlight PWM = 0
<7> [306.168357] [drm:intel_disable_pipe [i915]] disabling pipe A
<7> [306.175559] [drm:intel_edp_panel_off.part.35 [i915]] Turn eDP port A panel power off
<7> [306.175769] [drm:intel_edp_panel_off.part.35 [i915]] Wait for panel power off time
<7> [306.176074] [drm:wait_panel_status [i915]] mask b0000000 value 00000000 status a0000002 control 00000060
<7> [306.176272] [drm:icp_irq_handler [i915]] hotplug event received, stat 0x00010000, dig 0x00000089, pins 0x00000010, long 0x00000000
<7> [306.176365] [drm:intel_hpd_irq_handler [i915]] digital hpd port A - short
<7> [306.176604] [drm:intel_dp_hpd_pulse [i915]] got hpd irq on port A - short
<7> [306.229144] [drm:wait_panel_status [i915]] Wait complete
<7> [306.229301] [drm:intel_power_well_disable [i915]] disabling DDI A IO
<7> [306.229482] [drm:__intel_fbc_disable [i915]] Disabling FBC on pipe A
<7> [306.229613] [drm:edp_panel_vdd_on [i915]] Turning eDP port A VDD on
<7> [306.229722] [drm:intel_disable_shared_dpll [i915]] disable DPLL 0 (active 1, on? 1) for crtc 83
<7> [306.229842] [drm:wait_panel_power_cycle [i915]] Wait for panel power cycle
<7> [306.229949] [drm:intel_disable_shared_dpll [i915]] disabling DPLL 0
<7> [306.231096] [drm:icp_irq_handler [i915]] hotplug event received, stat 0x00010000, dig 0x0000008a, pins 0x00000010, long 0x00000010
<7> [306.231195] [drm:intel_hpd_irq_handler [i915]] digital hpd port A - long
<7> [306.231293] [drm:intel_hpd_irq_handler [i915]] Received HPD interrupt on PIN 4 - cnt: 10
<7> [306.235766] [drm:hsw_audio_codec_disable [i915]] Disable audio codec on transcoder B
<7> [306.235950] [drm:intel_disable_pipe [i915]] disabling pipe B
<7> [306.840290] [drm:wait_panel_status [i915]] mask b800000f value 00000000 status 00000000 control 00000060
<7> [306.840430] [drm:wait_panel_status [i915]] Wait complete
<7> [306.840697] [drm:edp_panel_vdd_on [i915]] PP_STATUS: 0x00000000 PP_CONTROL: 0x00000068
<7> [306.840823] [drm:edp_panel_vdd_on [i915]] eDP port A panel power wasn't enabled
<7> [306.891443] [drm:icp_irq_handler [i915]] hotplug event received, stat 0x00010000, dig 0x0000008a, pins 0x00000010, long 0x00000010
<7> [306.891539] [drm:intel_hpd_irq_handler [i915]] digital hpd port A - long
<7> [306.891631] [drm:intel_hpd_irq_handler [i915]] Received HPD interrupt on PIN 4 - cnt: 20
<7> [307.049498] [drm:intel_dp_read_dpcd [i915]] DPCD: 12 14 c4 40 00 00 01 01 02 00 00 00 00 0b 00
<7> [307.050805] [drm:intel_dp_hpd_pulse [i915]] ignoring long hpd on eDP port A
<7> [307.085050] [drm:drm_dp_dpcd_access] Too many retries, giving up. First error: -5
<7> [307.085147] [drm:intel_dp_sink_dpms [i915]] failed to disable sink power state
<7> [307.085233] [drm:intel_power_well_disable [i915]] disabling DDI E IO
<7> [307.085319] [drm:intel_power_well_disable [i915]] disabling AUX E
<7> [307.085398] [drm:intel_disable_shared_dpll [i915]] disable MG PLL 3 (active 2, on? 1) for crtc 136
<7> [307.085501] [drm:intel_disable_shared_dpll [i915]] disabling MG PLL 3
<7> [307.085586] [drm:intel_dump_cdclk_state [i915]] Changing CDCLK to 172800 kHz, VCO 345600 kHz, ref 38400 kHz, bypass 50000 kHz, voltage level 0
<7> [307.085783] [drm:intel_atomic_commit_tail [i915]] [ENCODER:190:DDI A]
<7> [307.085874] [drm:intel_atomic_commit_tail [i915]] [ENCODER:196:DDI B]
<7> [307.085934] [drm:intel_atomic_commit_tail [i915]] [ENCODER:198:DP-MST A]
<7> [307.085993] [drm:intel_atomic_commit_tail [i915]] [ENCODER:199:DP-MST B]
<7> [307.086052] [drm:intel_atomic_commit_tail [i915]] [ENCODER:200:DP-MST C]
<7> [307.086110] [drm:intel_atomic_commit_tail [i915]] [ENCODER:209:DDI C]
<7> [307.086167] [drm:intel_atomic_commit_tail [i915]] [ENCODER:213:DDI D]
<7> [307.086224] [drm:intel_atomic_commit_tail [i915]] [ENCODER:215:DP-MST A]
<7> [307.086280] [drm:intel_atomic_commit_tail [i915]] [ENCODER:216:DP-MST B]
<7> [307.086335] [drm:intel_atomic_commit_tail [i915]] [ENCODER:217:DP-MST C]
<7> [307.086392] [drm:intel_atomic_commit_tail [i915]] [ENCODER:219:DDI E]
<7> [307.086455] [drm:intel_atomic_commit_tail [i915]] [ENCODER:222:DDI F]
<7> [307.086511] [drm:intel_atomic_commit_tail [i915]] [ENCODER:224:DP-MST A]
<7> [307.086568] [drm:intel_atomic_commit_tail [i915]] [ENCODER:225:DP-MST B]
<7> [307.086630] [drm:intel_atomic_commit_tail [i915]] [ENCODER:226:DP-MST C]
<7> [307.086699] [drm:verify_connector_state [i915]] [CONNECTOR:191:eDP-1]
<7> [307.086777] [drm:verify_connector_state [i915]] [CONNECTOR:220:DP-3]
<7> [307.086867] [drm:verify_single_dpll_state.isra.113 [i915]] DPLL 0
<7> [307.086935] [drm:verify_single_dpll_state.isra.113 [i915]] DPLL 1
<7> [307.086999] [drm:verify_single_dpll_state.isra.113 [i915]] TBT PLL
<7> [307.087063] [drm:verify_single_dpll_state.isra.113 [i915]] MG PLL 1
<7> [307.087126] [drm:verify_single_dpll_state.isra.113 [i915]] MG PLL 2
<7> [307.087188] [drm:verify_single_dpll_state.isra.113 [i915]] MG PLL 3
<7> [307.087249] [drm:verify_single_dpll_state.isra.113 [i915]] MG PLL 4
<7> [307.098084] [drm:icl_tc_phy_set_safe_mode [i915]] Port E/TC#3: PHY complete clear timed out
<7> [307.098223] [drm:icl_tc_phy_connect [i915]] Port E/TC#3: PHY sudden disconnect
<7> [307.109043] [drm:icl_tc_phy_set_safe_mode [i915]] Port E/TC#3: PHY complete clear timed out
<7> [307.109131] [drm:__intel_tc_port_lock [i915]] Port E/TC#3: TC port mode reset (dp-alt -> tbt-alt)
<7> [307.109261] [drm:intel_atomic_commit_tail [i915]] [CRTC:83:pipe A]
<7> [307.109380] [drm:intel_atomic_commit_tail [i915]] [CRTC:136:pipe B]
<7> [307.109592] [drm:intel_enable_sagv [i915]] Enabling SAGV
<7> [307.110020] [drm:intel_dp_detect [i915]] [CONNECTOR:223:DP-4]
<7> [307.121075] [drm:icl_tc_phy_set_safe_mode [i915]] Port F/TC#4: PHY complete clear timed out
<7> [307.121224] [drm:icl_tc_phy_connect [i915]] Port F/TC#4: PHY sudden disconnect
<7> [307.132069] [drm:icl_tc_phy_set_safe_mode [i915]] Port F/TC#4: PHY complete clear timed out
<7> [307.132164] [drm:__intel_tc_port_lock [i915]] Port F/TC#4: TC port mode reset (dp-alt -> tbt-alt)
<7> [307.132809] [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
<7> [307.133122] [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x00000000 PP_CONTROL: 0x00000060
<7> [307.133215] [drm:intel_power_well_disable [i915]] disabling AUX A
<7> [307.178634] [drm:intel_power_well_disable [i915]] disabling power well 4
<7> [307.178688] [drm:intel_power_well_disable [i915]] disabling power well 3
<7> [307.178725] [drm:intel_power_well_disable [i915]] disabling power well 2
<7> [307.178761] [drm:intel_power_well_disable [i915]] disabling DC off
<7> [307.178807] [drm:skl_enable_dc6 [i915]] Enabling DC6
<7> [307.178839] [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 02
<7> [307.179697] [drm:intel_power_well_disable [i915]] disabling always-on
<7> [307.180534] [drm:gen9_set_dc_state [i915]] Setting DC state from 02 to 00
<7> [307.180667] [drm:intel_power_well_disable [i915]] disabling power well 1
<7> [307.180758] [drm:bxt_enable_dc9 [i915]] Enabling DC9
<7> [307.180797] [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 08
<7> [307.193561] i915 Wakeref last acquired:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
intel_power_domains_init_hw+0xd3/0x570 [i915]
intel_power_domains_resume+0x3d/0x70 [i915]
i915_pm_resume_early+0xcf/0x130 [i915]
dpm_run_callback+0x64/0x280
device_resume_early+0xa7/0xe0
async_resume_early+0x14/0x40
<7> [307.193720] i915 Wakeref last released:
__untrack_all_wakerefs+0x67/0x70 [i915]
untrack_all_intel_runtime_pm_wakerefs+0x3e/0x70 [i915]
i915_drm_suspend_late+0xbf/0x140 [i915]
dpm_run_callback+0x64/0x280
__device_suspend_late+0xad/0x140
async_suspend_late+0x15/0x90
async_run_entry_fn+0x34/0x160
process_one_work+0x245/0x610
<7> [307.193723] i915 Wakeref count: 176
<7> [307.194190] i915 Wakeref x5 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
edp_panel_vdd_on+0xd5/0x210 [i915]
intel_dp_aux_xfer+0xe1/0x910 [i915]
intel_dp_aux_transfer+0xa7/0x200 [i915]
drm_dp_dpcd_access+0x76/0x110
drm_dp_dpcd_read+0x29/0xc0
intel_dp_read_dpcd+0x38/0x120 [i915]
<7> [307.194516] i915 Wakeref x59 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
modeset_get_crtc_power_domains+0x117/0x130 [i915]
intel_atomic_commit_tail+0xdd/0x1500 [i915]
intel_atomic_commit+0x270/0x300 [i915]
drm_client_modeset_commit_atomic+0x18b/0x210
drm_client_modeset_commit_force+0x52/0x1a0
drm_fb_helper_restore_fbdev_mode_unlocked+0x42/0x90
<7> [307.195053] i915 Wakeref x31 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
intel_ddi_pre_pll_enable+0x71/0x260 [i915]
intel_encoders_pre_pll_enable.isra.21+0x61/0x80 [i915]
haswell_crtc_enable+0x5c/0x750 [i915]
intel_update_crtc+0x52/0x3c0 [i915]
skl_update_crtcs+0x266/0x2b0 [i915]
intel_atomic_commit_tail+0x21e/0x1500 [i915]
<7> [307.195555] i915 Wakeref x31 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
intel_ddi_pre_enable+0x13b/0xb80 [i915]
intel_encoders_pre_enable.isra.22+0x61/0x80 [i915]
haswell_crtc_enable+0x82/0x750 [i915]
intel_update_crtc+0x52/0x3c0 [i915]
skl_update_crtcs+0x266/0x2b0 [i915]
intel_atomic_commit_tail+0x21e/0x1500 [i915]
<7> [307.195882] i915 Wakeref x7 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
edp_panel_vdd_on+0xd5/0x210 [i915]
intel_dp_aux_xfer+0xe1/0x910 [i915]
intel_dp_aux_transfer+0xa7/0x200 [i915]
drm_dp_dpcd_access+0x76/0x110
drm_dp_dpcd_read+0x29/0xc0
drm_dp_read_desc+0x3d/0x160
<7> [307.196199] i915 Wakeref x5 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
modeset_get_crtc_power_domains+0x117/0x130 [i915]
intel_atomic_commit_tail+0xdd/0x1500 [i915]
intel_atomic_commit+0x270/0x300 [i915]
drm_atomic_helper_set_config+0x61/0x90
drm_mode_setcrtc+0x199/0x710
drm_ioctl_kernel+0x83/0xf0
<7> [307.196672] i915 Wakeref x9 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
intel_ddi_pre_pll_enable+0x71/0x260 [i915]
intel_encoders_pre_pll_enable.isra.21+0x61/0x80 [i915]
haswell_crtc_enable+0x5c/0x750 [i915]
intel_update_crtc+0x52/0x3c0 [i915]
skl_update_crtcs+0x1d1/0x2b0 [i915]
intel_atomic_commit_tail+0x21e/0x1500 [i915]
<7> [307.197146] i915 Wakeref x9 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
intel_ddi_pre_enable+0x13b/0xb80 [i915]
intel_encoders_pre_enable.isra.22+0x61/0x80 [i915]
haswell_crtc_enable+0x82/0x750 [i915]
intel_update_crtc+0x52/0x3c0 [i915]
skl_update_crtcs+0x1d1/0x2b0 [i915]
intel_atomic_commit_tail+0x21e/0x1500 [i915]
<7> [307.197532] i915 Wakeref x18 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
modeset_get_crtc_power_domains+0x117/0x130 [i915]
intel_atomic_commit_tail+0xdd/0x1500 [i915]
intel_atomic_commit+0x270/0x300 [i915]
drm_atomic_helper_commit_duplicated_state+0xc4/0xd0
__intel_display_resume+0x7d/0xc0 [i915]
intel_display_resume+0xe0/0x110 [i915]
<7> [307.197918] i915 Wakeref x2 taken at:
track_intel_runtime_pm_wakeref+0x14/0x90 [i915]
intel_display_power_get+0x1f/0x60 [i915]
edp_panel_vdd_on+0xd5/0x210 [i915]
intel_dp_aux_xfer+0xe1/0x910 [i915]
intel_dp_aux_transfer+0x124/0x200 [i915]
drm_dp_dpcd_access+0x76/0x110
drm_dp_dpcd_write+0x21/0x90
intel_dp_sink_dpms+0x4f/0x100 [i915]
<7> [321.885150] [drm:gen9_sanitize_dc_state [i915]] Resetting DC state tracking from 08 to 08
<7> [321.885242] [drm:bxt_disable_dc9 [i915]] Disabling DC9
<7> [321.885333] [drm:gen9_set_dc_state [i915]] Setting DC state from 08 to 00
<7> [321.885440] [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
<7> [321.885607] [drm:intel_power_well_enable [i915]] enabling power well 1
<7> [321.885790] [drm:intel_dump_cdclk_state [i915]] Current CDCLK 50000 kHz, VCO 0 kHz, ref 38400 kHz, bypass 50000 kHz, voltage level 0
<7> [321.885868] [drm:intel_cdclk_init [i915]] Sanitizing cdclk programmed by pre-os
<7> [321.886649] [drm:intel_power_well_enable [i915]] enabling always-on
<7> [321.886729] [drm:intel_power_well_enable [i915]] enabling DC off
<7> [321.886837] [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 00
<7> [321.886968] [drm:intel_combo_phy_init [i915]] Port A combo PHY already enabled, won't reprogram it.
<7> [321.887071] [drm:intel_combo_phy_init [i915]] Port B combo PHY already enabled, won't reprogram it.
<7> [321.887149] [drm:intel_power_well_enable [i915]] enabling power well 2
<7> [321.887237] [drm:intel_power_well_enable [i915]] enabling power well 3
<7> [321.887331] [drm:intel_power_well_enable [i915]] enabling power well 4
<7> [321.922122] [drm:intel_power_well_enable [i915]] enabling AUX A
<7> [321.922405] [drm:intel_dp_init_panel_power_sequencer_registers [i915]] panel power sequencer register settings: PP_ON 0x7d00001, PP_OFF 0x1f40001, PP_DIV 0x60
<7> [321.922483] [drm:intel_power_well_disable [i915]] disabling AUX A
<5> [321.923366] sd 2:0:0:0: [sda] Starting disk
<7> [321.924857] [drm:intel_dump_cdclk_state [i915]] Current CDCLK 172800 kHz, VCO 345600 kHz, ref 38400 kHz, bypass 50000 kHz, voltage level 0
<7> [321.925056] [drm:intel_modeset_setup_hw_state [i915]] [CRTC:83:pipe A] hw state readout: disabled
<7> [321.925095] [drm:intel_modeset_setup_hw_state [i915]] [CRTC:136:pipe B] hw state readout: disabled
<7> [321.925139] [drm:intel_modeset_setup_hw_state [i915]] [CRTC:189:pipe C] hw state readout: disabled
<7> [321.925170] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:31:plane 1A] hw state readout: disabled, pipe A
<7> [321.925199] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:38:plane 2A] hw state readout: disabled, pipe A
<7> [321.925229] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:45:plane 3A] hw state readout: disabled, pipe A
<7> [321.925258] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:52:plane 4A] hw state readout: disabled, pipe A
<7> [321.925288] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:59:plane 5A] hw state readout: disabled, pipe A
<7> [321.925316] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:66:plane 6A] hw state readout: disabled, pipe A
<7> [321.925345] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:73:plane 7A] hw state readout: disabled, pipe A
<7> [321.925374] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:80:cursor A] hw state readout: disabled, pipe A
<7> [321.925401] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:84:plane 1B] hw state readout: disabled, pipe B
<7> [321.925429] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:91:plane 2B] hw state readout: disabled, pipe B
<7> [321.925457] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:98:plane 3B] hw state readout: disabled, pipe B
<7> [321.925484] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:105:plane 4B] hw state readout: disabled, pipe B
<7> [321.925513] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:112:plane 5B] hw state readout: disabled, pipe B
<7> [321.925540] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:119:plane 6B] hw state readout: disabled, pipe B
<7> [321.925567] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:126:plane 7B] hw state readout: disabled, pipe B
<7> [321.925594] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:133:cursor B] hw state readout: disabled, pipe B
<7> [321.925621] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:137:plane 1C] hw state readout: disabled, pipe C
<7> [321.925648] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:144:plane 2C] hw state readout: disabled, pipe C
<7> [321.925678] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:151:plane 3C] hw state readout: disabled, pipe C
<7> [321.925717] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:158:plane 4C] hw state readout: disabled, pipe C
<7> [321.925747] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:165:plane 5C] hw state readout: disabled, pipe C
<7> [321.925776] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:172:plane 6C] hw state readout: disabled, pipe C
<7> [321.925806] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:179:plane 7C] hw state readout: disabled, pipe C
<7> [321.925834] [drm:intel_modeset_setup_hw_state [i915]] [PLANE:186:cursor C] hw state readout: disabled, pipe C
<7> [321.925863] [drm:intel_modeset_setup_hw_state [i915]] DPLL 0 hw state readout: crtc_mask 0x00000000, on 0
<7> [321.925890] [drm:intel_modeset_setup_hw_state [i915]] DPLL 1 hw state readout: crtc_mask 0x00000000, on 0
<7> [321.925917] [drm:intel_modeset_setup_hw_state [i915]] TBT PLL hw state readout: crtc_mask 0x00000000, on 0
<7> [321.925943] [drm:intel_modeset_setup_hw_state [i915]] MG PLL 1 hw state readout: crtc_mask 0x00000000, on 0
<7> [321.925970] [drm:intel_modeset_setup_hw_state [i915]] MG PLL 2 hw state readout: crtc_mask 0x00000000, on 0
<7> [321.925995] [drm:intel_modeset_setup_hw_state [i915]] MG PLL 3 hw state readout: crtc_mask 0x00000000, on 0
<7> [321.926021] [drm:intel_modeset_setup_hw_state [i915]] MG PLL 4 hw state readout: crtc_mask 0x00000000, on 0
<7> [321.926048] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:190:DDI A] hw state readout: disabled, pipe A
<7> [321.926074] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:196:DDI B] hw state readout: disabled, pipe A
<7> [321.926095] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:198:DP-MST A] hw state readout: disabled, pipe A
<7> [321.926116] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:199:DP-MST B] hw state readout: disabled, pipe B
<7> [321.926138] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:200:DP-MST C] hw state readout: disabled, pipe C
<7> [321.926163] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:209:DDI C] hw state readout: disabled, pipe A
<7> [321.926188] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:213:DDI D] hw state readout: disabled, pipe A
<7> [321.926210] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:215:DP-MST A] hw state readout: disabled, pipe A
<7> [321.926231] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:216:DP-MST B] hw state readout: disabled, pipe B
<7> [321.926252] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:217:DP-MST C] hw state readout: disabled, pipe C
<7> [321.926277] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:219:DDI E] hw state readout: disabled, pipe A
<7> [321.926302] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:222:DDI F] hw state readout: disabled, pipe A
<7> [321.926322] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:224:DP-MST A] hw state readout: disabled, pipe A
<7> [321.926344] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:225:DP-MST B] hw state readout: disabled, pipe B
<7> [321.926368] [drm:intel_modeset_setup_hw_state [i915]] [ENCODER:226:DP-MST C] hw state readout: disabled, pipe C
<7> [321.926403] [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:191:eDP-1] hw state readout: disabled
<7> [321.926435] [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:197:DP-1] hw state readout: disabled
<7> [321.926466] [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:204:HDMI-A-1] hw state readout: disabled
<7> [321.926496] [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:210:HDMI-A-2] hw state readout: disabled
<7> [321.926526] [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:214:DP-2] hw state readout: disabled
<7> [321.926557] [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:220:DP-3] hw state readout: disabled
<7> [321.926586] [drm:intel_modeset_setup_hw_state [i915]] [CONNECTOR:223:DP-4] hw state readout: disabled
<7> [321.926609] [drm:intel_modeset_setup_hw_state [i915]] pipe A data rate 0 num active planes 0
<7> [321.926631] [drm:intel_modeset_setup_hw_state [i915]] pipe B data rate 0 num active planes 0
<7> [321.926654] [drm:intel_modeset_setup_hw_state [i915]] pipe C data rate 0 num active planes 0
<7> [321.926749] [drm:intel_tc_port_sanitize [i915]] Port C/TC#1: sanitize mode (legacy)
<7> [321.926796] [drm:intel_tc_port_sanitize [i915]] Port D/TC#2: sanitize mode (tbt-alt)
<7> [321.926854] [drm:intel_tc_port_sanitize [i915]] Port E/TC#3: sanitize mode (tbt-alt)
<7> [321.926905] [drm:intel_tc_port_sanitize [i915]] Port F/TC#4: sanitize mode (tbt-alt)
<6> [321.962457] serial 00:03: activated
<7> [322.002857] [drm:intel_dump_pipe_config [i915]] [CRTC:83:pipe A] enable: no [setup_hw_state]
<7> [322.002892] [drm:intel_dump_pipe_config [i915]] [CRTC:136:pipe B] enable: no [setup_hw_state]
<7> [322.002924] [drm:intel_dump_pipe_config [i915]] [CRTC:189:pipe C] enable: no [setup_hw_state]
<7> [322.003253] [drm:intel_atomic_check [i915]] [CONNECTOR:191:eDP-1] Limiting display bpp to 24 instead of EDID bpp 24, requested bpp 36, max platform bpp 36
<7> [322.003293] [drm:intel_dp_compute_config [i915]] DP link computation with max lane count 4 max rate 540000 max bpp 24 pixel clock 533250KHz
<7> [322.003324] [drm:intel_dp_compute_config [i915]] Force DSC en = 0
<7> [322.003355] [drm:intel_dp_compute_config [i915]] DP lane count 4 clock 540000 bpp 24
<7> [322.003383] [drm:intel_dp_compute_config [i915]] DP link rate required 1599750 available 2160000
<7> [322.003414] [drm:intel_atomic_check [i915]] hw max bpp: 24, pipe bpp: 24, dithering: 0
<7> [322.003444] [drm:pipe_config_mismatch [i915]] fastset mismatch in cpu_transcoder (expected 0, found 3)
<7> [322.003472] [drm:pipe_config_mismatch [i915]] fastset mismatch in lane_count (expected 0, found 4)
<7> [322.003501] [drm:pipe_config_mismatch [i915]] fastset mismatch in dp_m_n (expected tu 0 gmch 0/0 link 0/0, or tu 0 gmch 0/0 link 0/0, found tu 64, gmch 6212812/8388608 link 1035468/1048576)
<7> [322.003529] [drm:pipe_config_mismatch [i915]] fastset mismatch in output_types (expected 0x00000000, found 0x00000100)
<7> [322.003556] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_hdisplay (expected 0, found 3840)
<7> [322.003583] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_htotal (expected 0, found 4000)
<7> [322.003609] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_hblank_start (expected 0, found 3840)
<7> [322.003635] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_hblank_end (expected 0, found 4000)
<7> [322.003661] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_hsync_start (expected 0, found 3888)
<7> [322.003688] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_hsync_end (expected 0, found 3920)
<7> [322.003726] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_vdisplay (expected 0, found 2160)
<7> [322.003751] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_vtotal (expected 0, found 2222)
<7> [322.003777] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_vblank_start (expected 0, found 2160)
<7> [322.003802] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_vblank_end (expected 0, found 2222)
<7> [322.003828] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_vsync_start (expected 0, found 2163)
<7> [322.003853] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_vsync_end (expected 0, found 2168)
<7> [322.003878] [drm:pipe_config_mismatch [i915]] fastset mismatch in pixel_multiplier (expected 0, found 1)
<7> [322.003903] [drm:pipe_config_mismatch [i915]] fastset mismatch in output_format (expected 0, found 1)
<7> [322.003929] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.flags (2) (expected 0, found 2)
<7> [322.003957] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.flags (8) (expected 0, found 8)
<7> [322.003985] [drm:pipe_config_mismatch [i915]] fastset mismatch in shared_dpll (expected 0000000053bea4d1, found 000000000f3028af)
<7> [322.004013] [drm:pipe_config_mismatch [i915]] fastset mismatch in dpll_hw_state.cfgcr1 (expected 0x00000000, found 0x0000004b)
<7> [322.004040] [drm:pipe_config_mismatch [i915]] fastset mismatch in dpll_hw_state.cfgcr0 (expected 0x00000000, found 0x01c001a5)
<7> [322.004067] [drm:pipe_config_mismatch [i915]] fastset mismatch in pipe_bpp (expected 0, found 24)
<7> [322.004093] [drm:pipe_config_mismatch [i915]] fastset mismatch in base.adjusted_mode.crtc_clock (expected 0, found 533250)
<7> [322.004119] [drm:pipe_config_mismatch [i915]] fastset mismatch in port_clock (expected 0, found 540000)
<7> [322.004155] [drm:intel_atomic_check [i915]] [CONNECTOR:220:DP-3] Limiting display bpp to 24 instead of EDID bpp 0, requested bpp 36, max platform bpp 36
<7> [322.004206] [drm:intel_dp_compute_config [i915]] DP link computation with max lane count 1 max rate 162000 max bpp 24 pixel clock 108000KHz
<7> [322.004229] [drm:intel_dp_compute_config [i915]] Force DSC en = 0
<7> [322.004253] [drm:intel_atomic_check [i915]] Encoder config failure: -22
<7> [322.004275] [drm:intel_dump_pipe_config [i915]] [CRTC:83:pipe A] enable: yes [failed]
<7> [322.004297] [drm:intel_dump_pipe_config [i915]] active: yes, output_types: EDP (0x100), output format: RGB
<7> [322.004317] [drm:intel_dump_pipe_config [i915]] cpu_transcoder: EDP, pipe bpp: 24, dithering: 0
<7> [322.004338] [drm:intel_dump_pipe_config [i915]] dp m_n: lanes: 4; gmch_m: 6212812, gmch_n: 8388608, link_m: 1035468, link_n: 1048576, tu: 64
<7> [322.004359] [drm:intel_dump_pipe_config [i915]] dp m2_n2: lanes: 4; gmch_m: 4970250, gmch_n: 8388608, link_m: 828375, link_n: 1048576, tu: 64
<7> [322.004379] [drm:intel_dump_pipe_config [i915]] audio: 0, infoframes: 0, infoframes enabled: 0x0
<7> [322.004400] [drm:intel_dump_pipe_config [i915]] requested mode:
<7> [322.004404] [drm:drm_mode_debug_printmodeline] Modeline "3840x2160": 60 533250 3840 3888 3920 4000 2160 2163 2168 2222 0x48 0xa
<7> [322.004425] [drm:intel_dump_pipe_config [i915]] adjusted mode:
<7> [322.004427] [drm:drm_mode_debug_printmodeline] Modeline "3840x2160": 60 533250 3840 3888 3920 4000 2160 2163 2168 2222 0x48 0xa
<7> [322.004450] [drm:intel_dump_pipe_config [i915]] crtc timings: 533250 3840 3888 3920 4000 2160 2163 2168 2222, type: 0x48 flags: 0xa
<7> [322.004473] [drm:intel_dump_pipe_config [i915]] port clock: 540000, pipe src size: 3840x2160, pixel rate 533250
<7> [322.004496] [drm:intel_dump_pipe_config [i915]] num_scalers: 2, scaler_users: 0x0, scaler_id: -1
<7> [322.004518] [drm:intel_dump_pipe_config [i915]] pch pfit: pos: 0x00000000, size: 0x00000000, disabled, force thru: no
<7> [322.004539] [drm:intel_dump_pipe_config [i915]] ips: 0, double wide: 0
<7> [322.004564] [drm:icl_dump_hw_state [i915]] dpll_hw_state: cfgcr0: 0x1c001a5, cfgcr1: 0x4b, mg_refclkin_ctl: 0x0, hg_clktop2_coreclkctl1: 0x0, mg_clktop2_hsclkctl: 0x0, mg_pll_div0: 0x0, mg_pll_div2: 0x0, mg_pll_lf: 0x0, mg_pll_frac_lock: 0x0, mg_pll_ssc: 0x0, mg_pll_bias: 0x0, mg_pll_tdc_coldst_bias: 0x0
<7> [322.004587] [drm:intel_dump_pipe_config [i915]] [PLANE:31:plane 1A] fb: [FB:230] 3840x2160 format = XR24 little-endian (0x34325258), visible: yes
<7> [322.004608] [drm:intel_dump_pipe_config [i915]] rotation: 0x1, scaler: -1
<7> [322.004629] [drm:intel_dump_pipe_config [i915]] src: 3840.000000x2160.000000+0.000000+0.000000 dst: 3840x2160+0+0
<7> [322.004649] [drm:intel_dump_pipe_config [i915]] [PLANE:38:plane 2A] fb: [NOFB], visible: no
<7> [322.004669] [drm:intel_dump_pipe_config [i915]] [PLANE:45:plane 3A] fb: [NOFB], visible: no
<7> [322.004690] [drm:intel_dump_pipe_config [i915]] [PLANE:52:plane 4A] fb: [NOFB], visible: no
<7> [322.004749] [drm:intel_dump_pipe_config [i915]] [PLANE:59:plane 5A] fb: [NOFB], visible: no
<7> [322.004770] [drm:intel_dump_pipe_config [i915]] [PLANE:66:plane 6A] fb: [NOFB], visible: no
<7> [322.004791] [drm:intel_dump_pipe_config [i915]] [PLANE:73:plane 7A] fb: [NOFB], visible: no
<7> [322.004812] [drm:intel_dump_pipe_config [i915]] [PLANE:80:cursor A] fb: [NOFB], visible: no
<7> [322.004868] [drm:intel_dump_pipe_config [i915]] [CRTC:136:pipe B] enable: yes [failed]
<7> [322.004888] [drm:intel_dump_pipe_config [i915]] active: yes, output_types: DP (0x80), output format: RGB
<7> [322.004909] [drm:intel_dump_pipe_config [i915]] cpu_transcoder: B, pipe bpp: 24, dithering: 0
<7> [322.004931] [drm:intel_dump_pipe_config [i915]] dp m_n: lanes: 0; gmch_m: 0, gmch_n: 0, link_m: 0, link_n: 0, tu: 0
<7> [322.004953] [drm:intel_dump_pipe_config [i915]] audio: 0, infoframes: 0, infoframes enabled: 0x0
<7> [322.004975] [drm:intel_dump_pipe_config [i915]] requested mode:
<7> [322.004977] [drm:drm_mode_debug_printmodeline] Modeline "1280x1024": 60 108000 1280 1328 1440 1688 1024 1025 1028 1066 0x40 0x5
<7> [322.004999] [drm:intel_dump_pipe_config [i915]] adjusted mode:
<7> [322.005001] [drm:drm_mode_debug_printmodeline] Modeline "1280x1024": 60 108000 1280 1328 1440 1688 1024 1025 1028 1066 0x40 0x5
<7> [322.005023] [drm:intel_dump_pipe_config [i915]] crtc timings: 108000 1280 1328 1440 1688 1024 1025 1028 1066, type: 0x40 flags: 0x5
<7> [322.005044] [drm:intel_dump_pipe_config [i915]] port clock: 0, pipe src size: 1280x1024, pixel rate 0
<7> [322.005064] [drm:intel_dump_pipe_config [i915]] num_scalers: 2, scaler_users: 0x0, scaler_id: -1
<7> [322.005085] [drm:intel_dump_pipe_config [i915]] pch pfit: pos: 0x00000000, size: 0x00000000, disabled, force thru: no
<7> [322.005105] [drm:intel_dump_pipe_config [i915]] ips: 0, double wide: 0
<7> [322.005130] [drm:icl_dump_hw_state [i915]] dpll_hw_state: cfgcr0: 0x0, cfgcr1: 0x0, mg_refclkin_ctl: 0x100, hg_clktop2_coreclkctl1: 0xa00, mg_clktop2_hsclkctl: 0x9200, mg_pll_div0: 0x5e000069, mg_pll_div2: 0x21012, mg_pll_lf: 0x27110804, mg_pll_frac_lock: 0x55552, mg_pll_ssc: 0x8001200, mg_pll_bias: 0x0, mg_pll_tdc_coldst_bias: 0x10000
<7> [322.005152] [drm:intel_dump_pipe_config [i915]] [PLANE:84:plane 1B] fb: [FB:230] 3840x2160 format = XR24 little-endian (0x34325258), visible: yes
<7> [322.005173] [drm:intel_dump_pipe_config [i915]] rotation: 0x1, scaler: -1
<7> [322.005193] [drm:intel_dump_pipe_config [i915]] src: 1280.000000x1024.000000+0.000000+0.000000 dst: 1280x1024+0+0
<7> [322.005213] [drm:intel_dump_pipe_config [i915]] [PLANE:91:plane 2B] fb: [NOFB], visible: no
<7> [322.005234] [drm:intel_dump_pipe_config [i915]] [PLANE:98:plane 3B] fb: [NOFB], visible: no
<7> [322.005253] [drm:intel_dump_pipe_config [i915]] [PLANE:105:plane 4B] fb: [NOFB], visible: no
<7> [322.005273] [drm:intel_dump_pipe_config [i915]] [PLANE:112:plane 5B] fb: [NOFB], visible: no
<7> [322.005292] [drm:intel_dump_pipe_config [i915]] [PLANE:119:plane 6B] fb: [NOFB], visible: no
<7> [322.005311] [drm:intel_dump_pipe_config [i915]] [PLANE:126:plane 7B] fb: [NOFB], visible: no
<7> [322.005331] [drm:intel_dump_pipe_config [i915]] [PLANE:133:cursor B] fb: [NOFB], visible: no
<7> [322.005350] [drm:intel_dump_pipe_config [i915]] [CRTC:189:pipe C] enable: no [failed]
<7> [322.005369] [drm:intel_dump_pipe_config [i915]] [PLANE:137:plane 1C] fb: [NOFB], visible: no
<7> [322.005388] [drm:intel_dump_pipe_config [i915]] [PLANE:144:plane 2C] fb: [NOFB], visible: no
<7> [322.005406] [drm:intel_dump_pipe_config [i915]] [PLANE:151:plane 3C] fb: [NOFB], visible: no
<7> [322.005425] [drm:intel_dump_pipe_config [i915]] [PLANE:158:plane 4C] fb: [NOFB], visible: no
<7> [322.005444] [drm:intel_dump_pipe_config [i915]] [PLANE:165:plane 5C] fb: [NOFB], visible: no
<7> [322.005463] [drm:intel_dump_pipe_config [i915]] [PLANE:172:plane 6C] fb: [NOFB], visible: no
<7> [322.005484] [drm:intel_dump_pipe_config [i915]] [PLANE:179:plane 7C] fb: [NOFB], visible: no
<7> [322.005506] [drm:intel_dump_pipe_config [i915]] [PLANE:186:cursor C] fb: [NOFB], visible: no
<3> [322.005537] [drm:intel_display_resume [i915]] ERROR Restoring old state failed with -22

To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information