Skip to content

igt@i915_module_load@reload-no-display|igt@gem_exec_alignment@many - dmesg-warn - *ERROR* CDCLK source is not LCPLL, *ERROR* LCPLL is disabled

https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_534/fi-bdw-gvtdvm/igt@gem_exec_alignment@many.html

7> [34.517487] [drm:drm_mode_debug_printmodeline] Modeline "1600x1200": 60 162000 1600 1664 1856 2160 1200 1201 1204 1250 0x8 0xa
<7> [34.517559] i915 0000:00:06.0: [drm:intel_bios_init [i915]] DRRS State Enabled:1
<7> [34.517664] i915 0000:00:06.0: [drm:intel_bios_init [i915]] Skipping SDVO device mapping
<7> [34.517736] i915 0000:00:06.0: [drm:intel_bios_init [i915]] Port B VBT info: CRT:0 DVI:1 HDMI:1 DP:0 eDP:0 LSPCON:0 USB-Type-C:0 TBT:0 DSC:0
<7> [34.517809] i915 0000:00:06.0: [drm:intel_bios_init [i915]] VBT HDMI level shift for port B: 6
<7> [34.517881] i915 0000:00:06.0: [drm:intel_bios_init [i915]] Port C VBT info: CRT:0 DVI:1 HDMI:1 DP:1 eDP:0 LSPCON:0 USB-Type-C:0 TBT:0 DSC:0
<7> [34.517953] i915 0000:00:06.0: [drm:intel_bios_init [i915]] VBT HDMI level shift for port C: 6
<3> [34.517968] i915 0000:00:06.0: [drm] *ERROR* CDCLK source is not LCPLL
<3> [34.518734] i915 0000:00:06.0: [drm] *ERROR* LCPLL is disabled
<7> [34.519488] i915 0000:00:06.0: [drm:intel_power_well_enable [i915]] enabling always-on
<7> [34.519581] i915 0000:00:06.0: [drm:intel_power_well_enable [i915]] enabling display
<7> [34.524689] i915 0000:00:06.0: [drm:intel_fbc_init [i915]] Sanitized enable_fbc value: 0
<7> [34.525091] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Primary WM0 latency 20 (2.0 usec)
<7> [34.525148] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Primary WM1 latency 50 (25.0 usec)
<7> [34.525203] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Primary WM2 latency 90 (45.0 usec)
<7> [34.525258] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Primary WM3 latency 130 (65.0 usec)
<7> [34.525466] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Primary WM4 latency 160 (80.0 usec)
<7> [34.525518] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Sprite WM0 latency 20 (2.0 usec)
<7> [34.525568] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Sprite WM1 latency 50 (25.0 usec)
<7> [34.525618] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Sprite WM2 latency 90 (45.0 usec)
<7> [34.525668] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Sprite WM3 latency 130 (65.0 usec)
<7> [34.525716] i915 0000:00:06.0: [drm:intel_print_wm_latency [i915]] Sprite WM4 latency 160 (80.0 usec)
````
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information