Skip to content

igt@i915_selftest@live@gt_lrc - dmesg-fail - i915/intel_lrc_live_selftests: setup failed for live_lrc_layout

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8467/fi-icl-y/igt@i915_selftest@live@gt_lrc.html#dmesg-warnings217

6> [354.293433] i915: Running gt_lrc
<3> [354.293451] i915/intel_lrc_live_selftests: setup failed for live_lrc_layout
<7> [354.293614] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling always-on
<7> [354.293679] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling DC off
<7> [354.294139] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 02 to 00
<7> [354.294307] i915 0000:00:02.0: [drm:intel_combo_phy_init [i915]] Combo PHY A already enabled, won't reprogram it.
<7> [354.294583] i915 0000:00:02.0: [drm:intel_combo_phy_init [i915]] Combo PHY B already enabled, won't reprogram it.
<7> [354.294642] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 2
<7> [354.294756] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 3
<7> [354.294914] i915 0000:00:02.0: [drm:intel_power_well_enable [i915]] enabling power well 4
<7> [354.363619] i915 0000:00:02.0: [drm:i915_hdcp_component_unbind [i915]] I915 HDCP comp unbind
<4> [354.436875] i915: probe of 0000:00:02.0 failed with error -5
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information