Skip to content

igt@gem_ctx_persistence@close-replace-race - timeout

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_8011/shard-skl8/igt@gem_ctx_persistence@close-replace-race.html#dmesg-warnings3043

	
Starting subtest: close-replace-race
Received signal SIGQUIT.
Stack trace: 
Received signal SIGQUIT.
Stack trace: 
Received signal SIGQUIT.
Stack trace: 
Received signal SIGQUIT.
Stack trace: 
Received signal SIGQUIT.
Stack trace: 
 #0 [fatal_sig _#h0a n[dflaet #0 [fatal_sig _#h0a n[dflaetra+l0_xsdi6g]_
hran+d0lxedr6+]0
xd6]
al_sig_handler+0xd6] 
#0 [fatal_sig_handler+0xd6]
 #1 [killpg+0x40]
 #1 [killpg+0x40]
 #2 [read+0xc]
 #1 [killpg+0x40]
 #3 [__real_main1020+0x19f7]
 #4 [main+0x27]
 #1 [killpg+0x40]
 #2 [read+0xc]
 #3 [__real_main1020+0x1ea9]
 #5 [__libc_start_main+0xe7]
 #6 [_s t#a4r t[+m0axi2na+]0
x27]
  #1 [killpg+0x40]
 #2 [ioctl+0x5]
#2 [read+0xc]
 #2 [read+0xc]
 #3 [__real_main1020+0x1ea9]
 #3 [__real_main1020+0x1ea9]
 #4 [main+0x27]
 #4 [main+0x27]
 #5 [__libc_start_main+0xe7]
 #3 [drmIoctl+0x28]
 #5 [__li b#c6_ s[t_satratr_tm+a0ixn+0xe7]
2a]
 #6 [_start+0x2a]
 #5 [__libc_start_main+0xe7]
 #6 [_start+0x2a]
 #4 [__gem_execbuf+0x12]
 #5 [__real_main1020+0x1e89]
 #6 [main+0x27]
 #7 [__libc_start_main+0xe7]
 #8 [_start+0x2a]
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information