Skip to content
GitLab
Projects Groups Snippets
  • /
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
  • intel intel
  • Project information
    • Project information
    • Activity
    • Labels
    • Members
  • Issues 767
    • Issues 767
    • List
    • Boards
    • Service Desk
    • Milestones
  • Analytics
    • Analytics
    • Value stream
  • Wiki
    • Wiki
  • Activity
  • Create a new issue
  • Issue Boards
Collapse sidebar
  • drm
  • intelintel
  • Issues
  • #3015
Closed
Open
Issue created Jan 28, 2021 by Tejasree Illipilli@tejasreeReporter

HSW : igt@prime_vgem@basic-fence-flip - skip - Test requirement: vgem_fence_has_flag(vgem, WIP_VGEM_FENCE_NOTIMEOUT)

https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9679/fi-hsw-gt1/igt@prime_vgem@basic-fence-flip.html

- Out	
- IGT-Version: 1.25-gabef2b7d6 (x86_64) (Linux: 5.11.0-rc5-CI-CI_DRM_9679+ x86_64)
- Starting subtest: basic-fence-flip
- No valid crtc/connector combinations found.
- Subtest basic-fence-flip: SKIP (0.784s)
- Test requirement not met in function __real_main1064, file ../tests/prime_vgem.c:1148:
- Test requirement: vgem_fence_has_flag(vgem, WIP_VGEM_FENCE_NOTIMEOUT)
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
Time tracking