Skip to content

GitLab

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Help
    • Help
    • Support
    • Community forum
    • Submit feedback
    • Contribute to GitLab
  • Sign in / Register
intel
intel
  • Project overview
    • Project overview
    • Details
    • Activity
  • Issues 731
    • Issues 731
    • List
    • Boards
    • Labels
    • Service Desk
    • Milestones
  • Operations
    • Operations
    • Incidents
  • Analytics
    • Analytics
    • Value Stream
  • Wiki
    • Wiki
  • Members
    • Members
  • Activity
  • Create a new issue
  • Issue Boards
Collapse sidebar
  • drm
  • intelintel
  • Issues
  • #2879

Closed
Open
Opened Dec 31, 2020 by Tejasree Illipilli@tejasreeReporter

ICL : igt@kms.* - Incomplete - fastset mismatch in infoframes.enable .*

https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_734/fi-icl-u2/igt@kms_atomic_transition@plane-all-transition@hdmi-a-2-pipe-c.html

Dmesg	
<6> [1235.466772] [IGT] kms_atomic_transition: starting dynamic subtest HDMI-A-2-pipe-C
<7> [1235.467307] [drm:drm_mode_addfb2] [FB:290]
<7> [1235.467873] i915 0000:00:02.0: [drm:intel_atomic_check [i915]] [CONNECTOR:263:HDMI-A-2] Limiting display bpp to 24 instead of EDID bpp 24, requested bpp 36, max platform bpp 36
<7> [1235.468381] i915 0000:00:02.0: [drm:intel_hdmi_compute_config [i915]] picking 8 bpc for HDMI output (pipe bpp: 24)
<7> [1235.468935] i915 0000:00:02.0: [drm:intel_atomic_check [i915]] hw max bpp: 24, pipe bpp: 24, dithering: 0
<7> [1235.468982] i915 0000:00:02.0: [drm:intel_ddi_compute_config_late [i915]] [ENCODER:262:DDI C (TC)/PHY TC1] [CRTC:236:pipe C]
<7> [1235.469027] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in cpu_transcoder (expected 4, found 2)
<7> [1235.469072] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in output_types (expected 0x00000100, found 0x00000040)
<7> [1235.469115] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_hdisplay (expected 3840, found 1920)
<7> [1235.469157] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_htotal (expected 4000, found 2200)
<7> [1235.469198] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_hblank_start (expected 3840, found 1920)
<7> [1235.469240] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_hblank_end (expected 4000, found 2200)
<7> [1235.469281] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_hsync_start (expected 3888, found 2008)
<7> [1235.469322] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_hsync_end (expected 3920, found 2052)
<7> [1235.469362] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_vdisplay (expected 2160, found 1080)
<7> [1235.469403] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_vtotal (expected 2222, found 1125)
<7> [1235.469444] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_vblank_start (expected 2160, found 1080)
<7> [1235.469484] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_vblank_end (expected 2222, found 1125)
<7> [1235.469524] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_vsync_start (expected 2163, found 1084)
<7> [1235.469564] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_vsync_end (expected 2168, found 1089)
<7> [1235.469604] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_hdisplay (expected 0, found 1920)
<7> [1235.469644] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_htotal (expected 0, found 2200)
<7> [1235.469695] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_hblank_start (expected 0, found 1920)
<7> [1235.469769] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_hblank_end (expected 0, found 2200)
<7> [1235.469826] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_hsync_start (expected 0, found 2008)
<7> [1235.469866] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_hsync_end (expected 0, found 2052)
<7> [1235.469907] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_vdisplay (expected 0, found 1080)
<7> [1235.469947] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_vtotal (expected 0, found 1125)
<7> [1235.469988] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_vblank_start (expected 0, found 1080)
<7> [1235.470028] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_vblank_end (expected 0, found 1125)
<7> [1235.470068] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_vsync_start (expected 0, found 1084)
<7> [1235.470108] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_vsync_end (expected 0, found 1089)
<7> [1235.470154] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.flags (1) (expected 0, found 1)
<7> [1235.470193] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.flags (4) (expected 0, found 4)
<7> [1235.470233] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.pipe_mode.crtc_clock (expected 533250, found 148500)
<7> [1235.470273] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in hw.adjusted_mode.crtc_clock (expected 0, found 148500)
<7> [1235.470319] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in port_clock (expected 540000, found 148500)
<7> [1235.470358] i915 0000:00:02.0: [drm:pipe_config_mismatch [i915]] [CRTC:236:pipe C] fastset mismatch in infoframes.enable (expected 0x00000004, found 0x00000000)
<7> [1235.470424] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] [CRTC:236:pipe C] dbuf slices 0x2, ddb (1024 - 2048), active pipes 0x4
<7> [1235.470459] i915 0000:00:02.0: [drm:skl_compute_wm [i915]] Enabled dbuf slices 0x1 -> 0x3 (out of 2 dbuf slices)
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
None
Reference: drm/intel#2879