Skip to content

GitLab

intel
intel
Open
Opened by LAKSHMINARAYANA VUDUM@l4kshmiReporter

igt@kms_cursor_legacy@.* - dmesg-warn - *ERROR* Timed out waiting for PSR Idle for re-enable

https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_706/fi-tgl-y/igt@kms_cursor_legacy@all-pipes-forked-bo.html#dmesg-warnings1310

7> [632.888020] i915 0000:00:02.0: [drm:skl_enable_dc6 [i915]] Enabling DC6
<7> [632.901552] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 02
<7> [632.914252] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 02 to 00
<7> [632.920807] i915 0000:00:02.0: [drm:check_phy_reg [i915]] Combo PHY A reg 001628a0 state mismatch: current 90034d1c mask e0000000 expected a0000000
<7> [632.927830] i915 0000:00:02.0: [drm:check_phy_reg [i915]] Combo PHY B reg 0006c8a0 state mismatch: current 9003501c mask e0000000 expected a0000000
<7> [632.934598] i915 0000:00:02.0: [drm:gen9_dc_off_power_well_disable [i915]] Enabling DC3CO
<7> [632.941013] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 40000000
<7> [632.957371] i915 0000:00:02.0: [drm:gen9_disable_dc_states [i915]] Disabling DC3CO
<3> [632.962798] i915 0000:00:02.0: [drm] *ERROR* Timed out waiting for PSR Idle for re-enable
<7> [632.963280] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 40000000 to 00
<7> [632.964825] i915 0000:00:02.0: [drm:skl_enable_dc6 [i915]] Enabling DC6
<7> [632.965570] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 02
<7> [632.988860] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 02 to 00
<7> [632.999954] i915 0000:00:02.0: [drm:check_phy_reg [i915]] Combo PHY A reg 001628a0 state mismatch: current 90034d1c mask e0000000 expected a0000000
<7> [633.005687] i915 0000:00:02.0: [drm:check_phy_reg [i915]] Combo PHY B reg 0006c8a0 state mismatch: current 9003501c mask e0000000 expected a0000000
<7> [633.006625] i915 0000:00:02.0: [drm:gen9_dc_off_power_well_disable [i915]] Enabling DC3CO
<7> [633.020235] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 40000000
<7> [633.026132] i915 0000:00:02.0: [drm:gen9_disable_dc_states [i915]] Disabling DC3CO
<7> [633.026865] i915 0000:00:02.0: [drm:gen9_set_dc_state [i915]] Setting DC state from 40000000 to 00
<7> [633.040709] i915 0000:00:02.0: [drm:skl_enable_dc6 [i915]] Enabling DC6
Edited by LAKSHMINARAYANA VUDUM
To upload designs, you'll need to enable LFS and have an admin enable hashed storage. More information